3D integration of pixel readout chips using Through-Silicon-Vias

被引：0

作者：

Diaz, Francisco Piernas ^{[1
]}

Alozy, Jerome ^{[1
]}

Al-Tawil, Sara ^{[1
]}

Buytaert, Jan ^{[1
]}

Campbell, Michael ^{[1
]}

Fritzsch, Thomas ^{[2
]}

Kloukinas, Kostas ^{[1
]}

Kovacs, Mark Istvan ^{[1
]}

Cudie, Xavier Llopart ^{[1
]}

Pinto, Mateus Vicente Barreto ^{[3
]}

Wyllie, Ken ^{[1
]}

机构：

[1] European Org Nucl Res CERN, Geneva, Switzerland

[2] IZM Fraunhofer, Berlin, Germany

[3] Univ Geneva, Geneva, Switzerland

来源：

JOURNAL OF INSTRUMENTATION | 2025年 / 20卷 / 01期

关键词：

Electronic detector readout concepts (solid-state); Hybrid detectors; Particle tracking detectors; Pixelated detectors and associated VLSI electronics;

D O I：

10.1088/1748-0221/20/01/C01017

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

Particle tracking and imaging detectors are becoming increasingly complex, driven by demands for densely integrated functionality and maximal sensitive area. These challenging requirements can be met using 3D interconnect techniques widely used in industry. In this paper, we present the results of an evaluation of the 3D Through-Silicon-Via (TSV) technology, using the Timepix4 integrated circuit as a test-vehicle. We will present the concepts for 3D integration and test results from TSV-processed chips bonded to custom-designed circuit boards conceived as proofs-of-principle for future detector modules.

引用

页数：8

共 50 条

[41] 3D Integration of CMOS and MEMS using Mechanically Flexible Interconnects (MFI) and Through Silicon Vias (TSV)
Yang, Hyung Suk
Bakir, Muhannad S.
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 822 - 828
[42] FIB/SEM Structural Analysis Of Through-Silicon-Vias
Bender, H.
Drijbooms, C.
Radisic, A.
FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2011, 2011, 1395
[43] Advanced pixel sensors and readout electronics based on 3D integration for the SuperB Silicon Vertex Tracker
Re, Valerio
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON TECHNOLOGY AND INSTRUMENTATION IN PARTICLE PHYSICS (TIPP 2011), 2012, 37 : 1577 - 1585
[44] Low-loss through silicon Vias (TSVs) for RF system 3D integration
Fei, Xinxing
Wang, Yong
Wei, Wei
2022 IEEE 10TH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION, APCAP, 2022,
[45] Superconducting TiN through-silicon-vias for quantum technology
Grigoras, K.
Simbierowicz, S.
Gronberg, L.
Govenius, J.
Vesterinen, V.
Prunnila, M.
Hassel, J.
2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 81 - 82
[46] Measurement and Analysis of Thermal Stresses in 3-D Integrated Structures Containing Through-Silicon-Vias
Jiang, Tengfei
Ryu, Suk-Kyu
Zhao, Qiu
Im, Jay
Son, Ho-Young
Byun, Kwang-Yoo
Huang, Rui
Ho, Paul S.
2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
[47] RF Characterization and Analytical Modelling of Through Silicon Vias and Coplanar Waveguides for 3D Integration
Lamy, Yann P. R.
Jinesh, K. B.
Roozeboom, Fred
Gravesteijn, Dirk J.
Besling, Wim F. A.
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (04): : 1072 - 1079
[48] Reliability of through-silicon-vias (TSVs) with benzocyclobutene liners
Chen, Qianwen
Yu, Wuyang
Huang, Cui
Tan, Zhimin
Wang, Zheyao
MICROELECTRONICS RELIABILITY, 2013, 53 (05) : 725 - 732
[49] Microfabrication of Through Silicon Vias (TSV) for 3D SiP
Liao, Hongguang
Miao, Min
Wan, Xin
Jin, Yufeng
Zhao, Liwei
Li, Bohan
Zhu, Yuhui
Sun, Xin
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1191 - +
[50] Thermal Stress Characteristics and Reliability Impact on 3-D ICs Containing Through-Silicon-Vias
Jiang, Tengfei
Ryu, Suk-Kyu
Zhao, Qiu
Im, Jay
Son, Ho-Young
Byun, Kwang-Yoo
Huang, Rui
Ho, Paul S.
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 244 - 246

← 1 2 3 4 5 →