3D integration of pixel readout chips using Through-Silicon-Vias

被引：0

作者：

Diaz, Francisco Piernas ^{[1
]}

Alozy, Jerome ^{[1
]}

Al-Tawil, Sara ^{[1
]}

Buytaert, Jan ^{[1
]}

Campbell, Michael ^{[1
]}

Fritzsch, Thomas ^{[2
]}

Kloukinas, Kostas ^{[1
]}

Kovacs, Mark Istvan ^{[1
]}

Cudie, Xavier Llopart ^{[1
]}

Pinto, Mateus Vicente Barreto ^{[3
]}

Wyllie, Ken ^{[1
]}

机构：

[1] European Org Nucl Res CERN, Geneva, Switzerland

[2] IZM Fraunhofer, Berlin, Germany

[3] Univ Geneva, Geneva, Switzerland

来源：

JOURNAL OF INSTRUMENTATION | 2025年 / 20卷 / 01期

关键词：

Electronic detector readout concepts (solid-state); Hybrid detectors; Particle tracking detectors; Pixelated detectors and associated VLSI electronics;

D O I：

10.1088/1748-0221/20/01/C01017

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

Particle tracking and imaging detectors are becoming increasingly complex, driven by demands for densely integrated functionality and maximal sensitive area. These challenging requirements can be met using 3D interconnect techniques widely used in industry. In this paper, we present the results of an evaluation of the 3D Through-Silicon-Via (TSV) technology, using the Timepix4 integrated circuit as a test-vehicle. We will present the concepts for 3D integration and test results from TSV-processed chips bonded to custom-designed circuit boards conceived as proofs-of-principle for future detector modules.

引用

页数：8

共 50 条

[21] 3D CHIP INTEGRATION WITH THROUGH SILICON-VIAS (TSVs)
Birla, Shilpi
Shukla, Neeraj Kr.
Singh, R. K.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2009), VOLS 1 AND 2, 2009, : 1175 - 1180
[22] On the Futility of Thermal Through-Silicon-Vias
Chou, Chung-Han
Tsai, Nien-Yu
Yu, Hao
Shi, Yiyu
Chien, Jui-Hung
Chang, Shih-Chieh
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[23] System-in-package integration of passives using 3D through-silicon vias
Roozeboom, F.
Dekkers, W.
Lamy, Y.
Klootwijk, J. H.
van Grunsven, E.
Kim, H. -D.
SOLID STATE TECHNOLOGY, 2008, 51 (05) : 38 - +
[24] Stress measurements in tungsten coated through silicon vias for 3D integration
Krauss, C.
Labat, S.
Escoubas, S.
Thomas, O.
Carniello, S.
Teva, J.
Schrank, F.
THIN SOLID FILMS, 2013, 530 : 91 - 95
[25] CMOS-compatible through silicon vias for 3D process integration
Tsang, Cornelia K.
Andry, Paul S.
Sprogis, Edmund J.
Patel, Chirag S.
Webb, Bucknell C.
Manzer, Dennis G.
Knickerbocker, John U.
ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 145 - +
[26] An Efficient Fault Tolerance Technique for Through-Silicon-Vias in 3-D ICs
Benabdeladhim, Mohamed
Zayer, Fakhreddine
Dghais, Wael
Hamdi, Belgacem
INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2018, 9 (07) : 264 - 270
[27] Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing
Kandalaft, Nabeeh
Rashidzadeh, Rashid
Ahmadi, Majid
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (04) : 538 - 546
[28] Wafer Level 3D System integration based on Silicon Interposers with Through Silicon Vias
Zoschke, Kai
Oppermann, Hermann
Manier, C. -A.
Ndip, Ivan
Puschmann, Rene
Ehrmann, Oswin
Wolf, Juergen
Lang, Klaus-Dieter
PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 8 - 13
[29] Effect of Seed Layer Thickness Distribution on 3D Integrated Through-Silicon-Vias (TSVs) Filling Model
Zhang, Yazhou
Ding, Guifu
Wang, Hong
Cheng, Ping
Luo, Jiangbo
ECS ELECTROCHEMISTRY LETTERS, 2015, 4 (06) : D18 - D20
[30] Analysis of DC Current Crowding in Through-Silicon-Vias and Its Impact on Power Integrity in 3D ICs
Zhao, Xin
Scheuermann, Michael
Lim, Sung Kyu
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 157 - 162

← 1 2 3 4 5 →