High Precision Direct Transfer Bonding for Submicron Die-to-wafer in 3D/Heterogeneous Integration

被引:0
|
作者
Sano, Ichiro [1 ]
Yamada, Katsuya [1 ]
Hirai, Yuya [1 ]
Yamagishi, Masanori [2 ]
Takyu, Shinya [2 ]
Fumita, Yusuke [2 ]
Kurita, Yoichiro [3 ]
机构
[1] TAZMO CO LTD, Okayama, Japan
[2] LINTEC Corp, Tokyo, Japan
[3] Tokyo Inst Technol, Yokohama, Kanagawa, Japan
关键词
Die-to-Wafer; Direct Bonding; Hybrid Bonding; Direct Transfer Bonding;
D O I
10.1109/ESTC60143.2024.10712144
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Direct Transfer Bonding (DTB) is considered a competitive candidate to achieve a Die-to-Wafer Direct/Hybrid Bonding (DB/HB). In this study, we proposed and demonstrated the feasibility of a mechanism for image recognition and alignment over a chip carrier tape to achieve high joint accuracy, which has not been achieved with conventional DTB approach. It was confirmed that <100 nm level alignment can be achieved with this method. The DTB with this method will realize a low-cost and versatile Die-to-Wafer DB/HB.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] High efficiency single wafer cleaning for wafer bonding-based 3D integration applications
    Dussault, D.
    Fournel, F.
    Dragoi, V.
    ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES X, 2012, 187 : 269 - +
  • [42] Reconfigured Wafer-on-Wafer 3D Integration with Meta Bonding Technologies
    Fukushima, Takafumi
    2024 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, IITC 2024, 2024,
  • [43] Comparative life cycle assessment of hybrid bonding and copper pillar die-to-wafer 3D integrations for sub-THz applications
    Roulleau, Lea
    Vauche, Laura
    Valorge, Olivier
    Dubarry, Christophe
    Di Cioccio, Lea
    2023 18TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, EUMIC, 2023, : 390 - 393
  • [44] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
    Dragoi, V.
    Rebhan, B.
    Burggraf, J.
    Razek, N.
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
  • [45] Die to Wafer/Die DBI Hybrid Bonding for a True 3D Interconnect
    Haba, Belgacem
    PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2019, : 18 - 18
  • [46] Low Temperature Hybrid Wafer Bonding for 3D Integration
    Damian, A. A.
    Poelma, R. H.
    van Zeijl, H. W.
    Zhang, G. Q.
    2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
  • [47] Wafer-level direct bonding of optimized superconducting NbN for 3D chip integration
    Li, Ye
    Gheytaghi, Amir Mirza
    Trifunovic, Miki
    Xu, Yuanxing
    Zhang, Guo Qi
    Ishihara, Ryoichi
    PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2021, 582
  • [48] Die-to-Wafer 3D Interconnections Operating at Sub-Kelvin Temperatures for Quantum Computation
    Thomas, Candice
    Charbonnier, Jean
    Garnier, Arnaud
    Bresson, Nicolas
    Fournel, Frank
    Renet, Sebastien
    Franiatte, Remi
    David, Nadine
    Thiney, Vivien
    Urdampilleta, Matias
    Meunier, Tristan
    Vinet, Maud
    2020 IEEE 8TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2020,
  • [49] 3D Stacked IC demonstrator using Hybrid Collective Die-to-Wafer Bonding with copper Through Silicon Vias (TSV)ac
    Van Olmen, J.
    Coenen, J.
    Dehaene, W.
    De Meyer, K.
    Huyghebaert, C.
    Jourdain, A.
    Katti, Guruprasad
    Mercha, A.
    Rakowski, M.
    Stucchi, M.
    Travaly, Y.
    Beyne, E.
    Swinnen, B.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 12 - +
  • [50] Vertical and lateral heterogeneous integration using direct wafer bonding
    Geske, J
    Jayaraman, V
    Okuno, YL
    Bowers, JE
    COMPOUND SEMICONDUCTORS 2001, 2002, (170): : 289 - 293