共 50 条
- [21] Generating optimal test set for neighbor factors combinatorial testing QSIC 2006: SIXTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, PROCEEDINGS, 2006, : 259 - +
- [22] New Orthogonalizing Boolean Equation using in the Calculation of Test Patterns for Combinatorial Circuits 2015 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2015, : 757 - 761
- [23] Test compression for scan circuits using scan polarity adjustment and pinpoint test relaxation ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 59 - 64
- [24] A postprocessing procedure to reduce the number of different test lengths in a test set for scan circuits 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 131 - 136
- [25] Optimal scan tree construction with test vector modification for test compression ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 136 - 141
- [26] Test generation for sequential circuits using state transition diagram and test generation for combinatorial circuit part ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (08): : 20 - 28
- [28] Combinatorial edge delamination test for thin film adhesion -- Concept, procedure, results FRACTURE OF POLYMERS, COMPOSITES AND ADHESIVES II, 2003, 32 : 365 - 371
- [30] COMMENTS ON SYSTEMATIC PROCEDURE FOR TEST-GENERATION OF PAL BASED CIRCUITS IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (02): : 106 - 108