Optimal test compression procedure for combinatorial circuits

被引:0
|
作者
Univ of California, Berkeley, United States [1 ]
机构
来源
关键词
Computational complexity - Computer simulation - Failure analysis - Integer programming - Linear programming - Mathematical models - Polynomials - Vectors;
D O I
暂无
中图分类号
学科分类号
摘要
The problem of optimal test compression is to derive, from a given set of test vectors, a smallest possible subset of test vectors that still test for the same collection of faults. This achieves optimal compression and largest reduction possible in test time relative to the original set of test vectors. We present a new approach based on the modeling of the problem as the Set Cover problem. Additionally, the approach implies an ordering of the faults according to the difficulty of covering them with the given set of test vectors. As such it can be used to facilitate the finding of a solution to the ultimate smallest test-set - the compression of the set of all possible test vectors. Our approach highlights the potential usefulness of integer programming techniques in testing and design.
引用
收藏
相关论文
共 50 条
  • [21] Generating optimal test set for neighbor factors combinatorial testing
    Nie Changhai
    Xu Baowen
    Wang Ziyuan
    Shi Liang
    QSIC 2006: SIXTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, PROCEEDINGS, 2006, : 259 - +
  • [22] New Orthogonalizing Boolean Equation using in the Calculation of Test Patterns for Combinatorial Circuits
    Can, Yavuz
    Fischer, Georg
    2015 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2015, : 757 - 761
  • [23] Test compression for scan circuits using scan polarity adjustment and pinpoint test relaxation
    Doi, Yasumi
    Kajihara, Seiji
    Wen, Xiaoqing
    Li, Lei
    Chakrabarty, Krishnendu
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 59 - 64
  • [24] A postprocessing procedure to reduce the number of different test lengths in a test set for scan circuits
    Pomeranz, I
    Reddy, SM
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 131 - 136
  • [25] Optimal scan tree construction with test vector modification for test compression
    Miyase, K
    Kajihara, S
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 136 - 141
  • [26] Test generation for sequential circuits using state transition diagram and test generation for combinatorial circuit part
    Hasegawa, T
    Miura, K
    Ohmameuda, T
    Ito, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (08): : 20 - 28
  • [27] Optimal Usability Test Procedure Generation for Medical Devices
    Shin, Jeehoon
    Lee, Hyuk
    HEALTHCARE, 2023, 11 (03)
  • [28] Combinatorial edge delamination test for thin film adhesion -- Concept, procedure, results
    Chiang, MYM
    He, JM
    Song, R
    Karim, A
    Wu, WL
    Amis, EJ
    FRACTURE OF POLYMERS, COMPOSITES AND ADHESIVES II, 2003, 32 : 365 - 371
  • [29] A novel test compression algorithm for analog circuits to decrease production costs
    Ahmadyan, Seyed Nematollah
    Natarajan, Suriyaprakash
    Vasudevan, Shobha
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 538 - 548
  • [30] COMMENTS ON SYSTEMATIC PROCEDURE FOR TEST-GENERATION OF PAL BASED CIRCUITS
    NALE, AS
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (02): : 106 - 108