Design and implementation of word-parallel digital associative memories

被引：0
|
作者：
机构：
[1] Oike, Yusuke
[2] 1,Ikeda, Makoto
[3] 1,Asada, Kunihiro
来源：
Oike, Y. (y-oike@silicon.u-tokyo.ac.jp) | / IEEE Solid-State Circuit Society; IEEE SSCS Region 10 Chapters卷 / Institute of Electrical and Electronics Engineers Inc.期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Fuzzy associative memories: A design through fuzzy clustering
    Zhong, Chunfu
    Pedrycz, Witold
    Li, Zhiwu
    Wang, Dan
    Li, Lina
    NEUROCOMPUTING, 2016, 173 : 1154 - 1162
  • [42] DESIGN ISSUES AND AN ARCHITECTURE FOR THE MONOLITHIC IMPLEMENTATION OF A PARALLEL DIGITAL SIGNAL PROCESSOR
    FELLMAN, RD
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1990, 38 (05): : 839 - 852
  • [43] SYNTAX-ANALYSIS IMPLEMENTATION IN AN ASSOCIATIVE PARALLEL PROCESSOR
    PRONINA, VA
    CHUDIN, AA
    AUTOMATION AND REMOTE CONTROL, 1975, 36 (08) : 1303 - 1308
  • [44] Towards Parallel Implementation of Associative Inference for Cogent Confabulation
    Li, Zhe
    Qiu, Qinru
    Tamhankar, Mangesh
    2016 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2016,
  • [45] PARALLEL ASSOCIATIVE FAST FERMAT NUMBER TRANSFORM IMPLEMENTATION
    LUCKA, M
    VAJTERSIC, M
    CREUTZBURG, R
    GRUNDMANN, HJ
    COMPUTERS AND ARTIFICIAL INTELLIGENCE, 1989, 8 (03): : 267 - 280
  • [46] Design and analysis of associative memories based on external inputs of continuous bidirectional associative networks
    Sha, Chunlin
    Zhao, Hongyong
    NEUROCOMPUTING, 2017, 266 : 433 - 444
  • [47] An Efficient Morphological Associative Memories Hardware Implementation for Pattern Recognition Applications
    Guzman Ramirez, Enrique
    Alvarado, Selene
    Ramirez, Miguel A.
    Rosario, Luis A.
    2010 IEEE ELECTRONICS, ROBOTICS AND AUTOMOTIVE MECHANICS CONFERENCE (CERMA 2010), 2010, : 457 - 462
  • [48] A new word-parallel bit-serial normal basis multiplier over GF(2m)
    Cho, Yong Suk
    Choi, Jae Yeon
    International Journal of Control and Automation, 2013, 6 (03): : 209 - 216
  • [49] Performance Characterization for the Implementation of Content Addressable Memories Based on Parallel Hashing Memories
    Mahoney, Patrick
    Savaria, Yvon
    Bois, Guy
    Plante, Patrice
    TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS II, 2009, 5470 : 307 - 325
  • [50] Adaptive particle swarm optimization for CNN associative memories design
    Fornarelli, Girolamo
    Giaquinto, Antonio
    NEUROCOMPUTING, 2009, 72 (16-18) : 3851 - 3862
12345