Design and implementation of word-parallel digital associative memories

被引:0
|
作者
机构
[1] Oike, Yusuke
[2] 1,Ikeda, Makoto
[3] 1,Asada, Kunihiro
来源
Oike, Y. (y-oike@silicon.u-tokyo.ac.jp) | / IEEE Solid-State Circuit Society; IEEE SSCS Region 10 Chapters卷 / Institute of Electrical and Electronics Engineers Inc.期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] FPGA-based 3D median filtering using word-parallel systolic arrays
    Castro-Pareja, CR
    Jagadeesh, JM
    Venugopal, S
    Shekhar, R
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 157 - 160
  • [32] Hardware design and implementation of digital controller for parallel active filters
    Ben Othman, Slim
    Braham, Ahmed
    Ben Saoud, Slim
    IEEE DTIS: 2006 International Conference on Design & Test of Integrated Systems in Nanoscale Technology, Proceedings, 2006, : 331 - 334
  • [33] Word Recognition and Learning based on Associative Memories and Hidden Markov Models
    Kayikci, Zoehre Kara
    Palm, Guenther
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 27, 2008, 27 : 1 - 5
  • [34] IMPLEMENTATION OF SYMBOLIC SUBSTITUTION LOGIC USING OPTICAL ASSOCIATIVE MEMORIES
    YU, FTS
    JUTAMULIA, S
    APPLIED OPTICS, 1987, 26 (12): : 2293 - 2294
  • [35] A modified word serial bit parallel algorithm for FPGA implementation of digital ionospheric radar
    Salim, T.
    Devlin, J.
    Whittington, J.
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 123 - 126
  • [36] Design and Implementation of Word2Vec Parallel Algorithm Based on HPC
    Yi, Xianyong
    Zheng, Rongge
    Wang, Aoyu
    Qin, Hao
    Chen, Yufeng
    2017 CHINESE AUTOMATION CONGRESS (CAC), 2017, : 585 - 590
  • [37] A high-speed and low-voltage associative co-processor with exact Hamming/Manhattan-distance estimation using word-parallel and hierarchical search architecture
    Oike, Y
    Ikeda, M
    Asada, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (08) : 1383 - 1387
  • [38] Design of an evolutionary codebook based on morphological associative memories
    Guzman, Enrique
    Pogrebnyak, Oleksiy
    Yanez, Cornelio
    MICAI 2007: ADVANCES IN ARTIFICIAL INTELLIGENCE, 2007, 4827 : 601 - +
  • [39] Design of associative memories using cellular neural networks
    Delbem, Alexandre C. B.
    Correa, Leonardo Garcia
    Zhao, Liang
    NEUROCOMPUTING, 2009, 72 (10-12) : 2180 - 2188
  • [40] Towards circuit design with auto-associative memories
    Deh, Kofi
    Prasad, Sheila
    Markovic, Vera
    TELSIKS 2007: 8TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICES, VOLS 1 AND 2, 2007, : 271 - +