首页
学术期刊
论文检测
AIGC检测
热点
更多
数据
Discrete formalization of switch-level circuit behavior
被引:0
|
作者
:
Univ of Surrey, Surrey, United Kingdom
论文数:
0
引用数:
0
h-index:
0
Univ of Surrey, Surrey, United Kingdom
[
1
]
机构
:
来源
:
Integr VLSI J
|
/ 2卷
/ 161-192期
关键词
:
Number:;
-;
Acronym:;
EC;
Sponsor: European Commission;
D O I
:
暂无
中图分类号
:
学科分类号
:
摘要
:
引用
收藏
相关论文
共 50 条
[41]
SWITCH-LEVEL SIMULATION AND THE PASS TRANSISTOR EXOR GATE
SVENSSON, C
论文数:
0
引用数:
0
h-index:
0
机构:
Univ of Linkoping, Swed
SVENSSON, C
TJARNSTROM, R
论文数:
0
引用数:
0
h-index:
0
机构:
Univ of Linkoping, Swed
TJARNSTROM, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
1988,
7
(09)
: 994
-
997
[42]
Reduction of complex MOS structures in switch-level simulators
Aissi, C
论文数:
0
引用数:
0
h-index:
0
机构:
Univ SW Louisiana, Lafayette, LA 70504 USA
Univ SW Louisiana, Lafayette, LA 70504 USA
Aissi, C
Gobovic, D
论文数:
0
引用数:
0
h-index:
0
机构:
Univ SW Louisiana, Lafayette, LA 70504 USA
Univ SW Louisiana, Lafayette, LA 70504 USA
Gobovic, D
MICROELECTRONICS JOURNAL,
1998,
29
(07)
: 431
-
439
[43]
CHARGE-SHARING MODELS FOR SWITCH-LEVEL SIMULATION
CHU, CY
论文数:
0
引用数:
0
h-index:
0
CHU, CY
HOROWITZ, MA
论文数:
0
引用数:
0
h-index:
0
HOROWITZ, MA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
1987,
6
(06)
: 1053
-
1061
[44]
MASSIVELY PARALLEL SWITCH-LEVEL SIMULATION - A FEASIBILITY STUDY
KRAVITZ, SA
论文数:
0
引用数:
0
h-index:
0
机构:
CARNEGIE MELLON UNIV,DEPT ELECT & COMP ENGN,PITTSBURGH,PA 15213
CARNEGIE MELLON UNIV,DEPT ELECT & COMP ENGN,PITTSBURGH,PA 15213
KRAVITZ, SA
BRYANT, RE
论文数:
0
引用数:
0
h-index:
0
机构:
CARNEGIE MELLON UNIV,DEPT ELECT & COMP ENGN,PITTSBURGH,PA 15213
CARNEGIE MELLON UNIV,DEPT ELECT & COMP ENGN,PITTSBURGH,PA 15213
BRYANT, RE
RUTENBAR, RA
论文数:
0
引用数:
0
h-index:
0
机构:
CARNEGIE MELLON UNIV,DEPT ELECT & COMP ENGN,PITTSBURGH,PA 15213
CARNEGIE MELLON UNIV,DEPT ELECT & COMP ENGN,PITTSBURGH,PA 15213
RUTENBAR, RA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
1991,
10
(07)
: 871
-
894
[45]
SWITCH-LEVEL LOGIC SIMULATION OF DIGITAL BIPOLAR CIRCUITS
HAJJ, IN
论文数:
0
引用数:
0
h-index:
0
机构:
UNIV ILLINOIS,DEPT ELECT & COMP ENGN,URBANA,IL 61801
UNIV ILLINOIS,DEPT ELECT & COMP ENGN,URBANA,IL 61801
HAJJ, IN
SAAB, D
论文数:
0
引用数:
0
h-index:
0
机构:
UNIV ILLINOIS,DEPT ELECT & COMP ENGN,URBANA,IL 61801
UNIV ILLINOIS,DEPT ELECT & COMP ENGN,URBANA,IL 61801
SAAB, D
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
1987,
6
(02)
: 251
-
258
[46]
Switch-level delay test of domino logic circuits
Natarajan, S
论文数:
0
引用数:
0
h-index:
0
机构:
Univ So Calif, EE Syst, Los Angeles, CA 90089 USA
Univ So Calif, EE Syst, Los Angeles, CA 90089 USA
Natarajan, S
Gupta, SK
论文数:
0
引用数:
0
h-index:
0
机构:
Univ So Calif, EE Syst, Los Angeles, CA 90089 USA
Univ So Calif, EE Syst, Los Angeles, CA 90089 USA
Gupta, SK
Breuer, MA
论文数:
0
引用数:
0
h-index:
0
机构:
Univ So Calif, EE Syst, Los Angeles, CA 90089 USA
Univ So Calif, EE Syst, Los Angeles, CA 90089 USA
Breuer, MA
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS,
2001,
: 367
-
376
[47]
A SWITCH-LEVEL TIMING VERIFIER FOR DIGITAL MOS VLSI
OUSTERHOUT, JK
论文数:
0
引用数:
0
h-index:
0
OUSTERHOUT, JK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
1985,
4
(03)
: 336
-
349
[48]
FORMAL VERIFICATION OF MEMORY-CIRCUITS BY SWITCH-LEVEL SIMULATION
BRYANT, RE
论文数:
0
引用数:
0
h-index:
0
机构:
School of Computer Science, Carnegie Mellon University, Pittsburgh, PA
BRYANT, RE
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
1991,
10
(01)
: 94
-
102
[49]
AN INCREMENTAL ZERO INTEGER DELAY SWITCH-LEVEL SIMULATION ENVIRONMENT
JONES, LG
论文数:
0
引用数:
0
h-index:
0
机构:
Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana
JONES, LG
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,
1992,
11
(09)
: 1131
-
1139
[50]
FPGA-based fault injection into switch-level models
论文数:
引用数:
h-index:
机构:
Ejlali, A
Miremadi, SG
论文数:
0
引用数:
0
h-index:
0
机构:
Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
Miremadi, SG
MICROPROCESSORS AND MICROSYSTEMS,
2004,
28
(5-6)
: 317
-
327
←
1
2
3
4
5
→