Digital neuron-type processor and its VLSI design

被引：0
|
作者：
Habib, Mahmoud K. [1 ]
Akel, H. [1 ]
机构：
[1] Univ of Maryland, College Park, MD,, USA
来源：
IEEE transactions on circuits and systems | 1992年 / v卷 / 0n期
关键词：
Systems Science and Cybernetics;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：739 / 746
相关论文
共 50 条
  • [31] Neuron-type specific cannabinoid-mediated G protein signalling in mouse hippocampus
    Steindel, Frauke
    Lerner, Raissa
    Haering, Martin
    Ruehle, Sabine
    Marsicano, Giovanni
    Lutz, Beat
    Monory, Krisztina
    JOURNAL OF NEUROCHEMISTRY, 2013, 124 (06) : 795 - 807
  • [32] DESIGN AND VLSI IMPLEMENTATION OF AN ACCESS PROCESSOR FOR A DECOUPLED ARCHITECTURE
    HULINA, PT
    KURIAN, L
    JOHN, EB
    CORAOR, LD
    MICROPROCESSORS AND MICROSYSTEMS, 1992, 16 (05) : 237 - 247
  • [33] Design of a digital speech processor
    Li, B
    Chen, JB
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 147 - 150
  • [34] A novel ΔΣ control system processor and its VLSI implementation
    Wu, Xiaofeng
    Chouliaras, Vassilios A.
    Nunez-Yanez, Jose Luis
    Goodall, Roger M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (03) : 217 - 228
  • [35] Opto-electronic neuron-type operation via stimulated Raman scattering in optical fiber
    Tariq, S
    Habib, MK
    Helmy, HA
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 1997, 15 (06) : 938 - 947
  • [36] An analog VLSI design for a neuron with a choice of learning rules
    Neal, MJ
    NEUROCOMPUTING, 2000, 30 (1-4) : 185 - 200
  • [37] DIGITAL-COMMUNICATION IN VLSI DESIGN
    MESSERSCHMITT, DG
    TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 888 - 892
  • [38] The VLSI design of a digital fuzzification circuit for a 4 input CMOS fuzzy processor running at a rate of 320 ns
    Gabrielli, A
    Gandolfi, E
    Masetti, M
    1ST INTERNATIONAL SYMPOSIUM ON NEURO-FUZZY SYSTEMS - AT'96, CONFERENCE REPORT, 1996, : 33 - 37
  • [39] Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing
    Fey, D
    Kasche, B
    Burkert, C
    Tschache, O
    APPLIED OPTICS, 1998, 37 (02): : 284 - 295
  • [40] DESIGN FOR TESTABILITY AND DIAGNOSIS IN A VLSI CMOS SYSTEM/370 PROCESSOR
    STARKE, CW
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 355 - 362
12345