Digital neuron-type processor and its VLSI design

被引：0
|
作者：
Habib, Mahmoud K. [1 ]
Akel, H. [1 ]
机构：
[1] Univ of Maryland, College Park, MD,, USA
来源：
IEEE transactions on circuits and systems | 1992年 / v卷 / 0n期
关键词：
Systems Science and Cybernetics;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：739 / 746
相关论文
共 50 条
  • [21] VLSI PROCESSOR DEVELOPMENT FOR DIGITAL SWITCHING SYSTEMS.
    Niwa, Akio
    Fukuda, Haruyuki
    Sumida, Mituo
    Itou, Yoshitaka
    Denki Tsushin Kenkyusho Kenkyu Jitsuyoka Hokoku, 1984, 33 (07): : 1685 - 1693
  • [22] A DIGITAL SPEECH SIGNAL PROCESSOR VLSI - DSSP 1
    KANEKO, T
    YAMAUCHI, H
    IWATA, A
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1988, 36 (04): : 427 - 432
  • [23] FFT BASED VLSI DIGITAL ARRAY SIGNAL PROCESSOR
    ROBERTS, P
    MAGOTRA, N
    IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 285 - 288
  • [24] Asynchronous FFT processor design in CMOS VLSI
    Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China
    Dianzi Qijian, 2006, 3 (613-616):
  • [25] DESIGN AUTOMATION SYSTEM FOR VLSI PROCESSOR.
    Matsuura, Hiroyuki
    Hanazawa, Takashi
    Ono, Hiromichi
    Saito, Kiyoshi
    Denki Tsushin Kenkyusho Kenkyu Jitsuyoka Hokoku, 1984, 33 (07): : 1725 - 1735
  • [26] Viper bite causing an isolated lower motor neuron-type of facial palsy
    Baig, W. W.
    Prabhu, A. R.
    Kumar, C.
    SINGAPORE MEDICAL JOURNAL, 2009, 50 (10) : E368 - E370
  • [27] Identification of neuron-type specific promoters in monkey genome and their functional validation in mice
    Nagai, Yuma
    Nishitani, Naoya
    Yasuda, Masaharu
    Ueda, Yasumasa
    Fukui, Yuto
    Andoh, Chihiro
    Shirakawa, Hisashi
    Nakagawa, Takayuki
    Inoue, Ken-ichi
    Nagayasu, Kazuki
    Kasparov, Sergey
    Nakamura, Kae
    Kaneko, Shuji
    BIOCHEMICAL AND BIOPHYSICAL RESEARCH COMMUNICATIONS, 2019, 518 (04) : 619 - 624
  • [28] A VLSI implementation of a digital hybrid-LNS neuron
    Lee, Peter
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 9 - 12
  • [29] DIGITAL SPEECH SIGNAL PROCESSOR VLSI: DSSP1.
    Kaneko, Takao
    Yamauchi, Hironori
    Iwata, Atsushi
    Matsuya, Yasuyuki
    Denki Tsushin Kenkyujo kenkyu jitsuyoka hokoku, 1988, 37 (4-5): : 305 - 311
  • [30] A Novel VLSI Design Of DCTQ Processor for FPGA Implementation
    Jain, Yogesh M.
    Jadhav, Aviraj R.
    Dixit, Harish V.
    Hindole, Akshay S.
    Vadakoott, Jithin R.
    Bilaye, Devendra S.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
12345