Genetic algorithm for the routing of VLSI circuits

被引：3
|
作者：
Geraci, M.
Orlando, P.
Vassallo, G.
Sorbello, F.
机构：
来源：
EURO ASIC | 1991年
关键词：
D O I：
10.1109/EUASIC.1991.212864
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Adaptive genetic algorithm for VLSI circuit partitioning
    Democritus Univ of Thrace, Xanthi, Greece
    Int J Electron, 2 (205-214):
  • [32] Partitioning algorithm to enhance pseudoexhaustive testing of digital VLSI circuits
    Shaer, B
    Landis, D
    Al-Arian, SA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) : 750 - 754
  • [33] A fast algorithm for critical path tracing in VLSI digital circuits
    Wu, L
    Walker, DMH
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 178 - 186
  • [34] An intelligent network routing algorithm by a genetic algorithm
    Munetomo, M
    Takai, Y
    Sato, Y
    PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2, 1998, : 547 - 550
  • [35] Multicast Routing Algorithm Based On Genetic Algorithm
    Chen, Yanhua
    INTERNATIONAL JOURNAL OF FUTURE GENERATION COMMUNICATION AND NETWORKING, 2015, 8 (06): : 83 - 92
  • [36] An anycast routing algorithm based on genetic algorithm
    Zhu, Chun
    Jin, Min
    WSEAS Transactions on Computers, 2009, 8 (01): : 113 - 122
  • [37] AN ADAPTIVE GENETIC ALGORITHM FOR VLSI CIRCUIT PARTITIONING
    KARAFYLLIDIS, I
    THANAILAKIS, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (02) : 205 - 214
  • [38] A VLSI Implementation of an Adaptive Genetic Algorithm Processor
    Jayashree, M.
    Ranjith, C.
    Rani, S. P. Joy Vasantha
    2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
  • [39] Genetic Algorithm Based Test Pattern Generation for Multiple Stuck-at Faults and Test Power Reduction in VLSI Circuits
    Anita, J. P.
    Vanathi, P. T.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [40] Design automation of VLSI integrated circuits. Part 3 - Routing Methods.
    Kozminski, Krzysztof A.
    Swit, Alfred
    Elektronika Warszawa, 1988, 29 (03): : 8 - 12
12345