Genetic algorithm for the routing of VLSI circuits

被引：3
|
作者：
Geraci, M.
Orlando, P.
Vassallo, G.
Sorbello, F.
机构：
来源：
EURO ASIC | 1991年
关键词：
D O I：
10.1109/EUASIC.1991.212864
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Reordering Algorithm for Minimizing Test Power in VLSI Circuits
    Paramasivam, K.
    Gunavathi, K.
    ENGINEERING LETTERS, 2007, 14 (01)
  • [22] Structural synthesis of cell-based VLSI circuits using a multi-objective genetic algorithm
    Arslan, T
    Horrocks, DH
    Ozdemir, E
    ELECTRONICS LETTERS, 1996, 32 (07) : 651 - 652
  • [23] Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits
    Lee, T
    Hajj, IN
    Rudnick, EM
    Patel, JH
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 456 - 462
  • [24] An efficient rectilinear Steiner tree algorithm for VLSI global routing
    Areibi, S
    Xie, M
    Vannelli, A
    CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1067 - 1072
  • [25] An efficient multi-objective genetic algorithm for low power testing of crosstalk delay faults in VLSI circuits
    Jayanthy, S.
    Bhuvaneswari, M.C.
    Advances in Modelling and Analysis B, 2011, 54 (1-2): : 28 - 48
  • [26] An efficient two-level partitioning algorithm for VLSI circuits
    Cherng, JS
    Chen, SJ
    Tsai, CC
    Ho, JM
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 69 - 72
  • [27] An efficient multi-level partitioning algorithm for VLSI circuits
    Cherng, JS
    Chen, SJ
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 70 - 75
  • [28] An Effective Detailed Routing Algorithm Considering Advanced VLSI Technologies
    Zou, Peng
    Bai, Xiqiong
    Wu, Yingjie
    Wu, Lifeng
    Chen, Jianli
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [29] DPSO Based Octagonal Steiner Tree Algorithm for VLSI Routing
    Liu, Genggeng
    Chen, Guolong
    Guo, Wenzhong
    2012 IEEE FIFTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTATIONAL INTELLIGENCE (ICACI), 2012, : 383 - 387
  • [30] Fast Auto-Correction algorithm for Digital VLSI Circuits
    Gaber, Lamya
    Hussein, Aziza I.
    Moness, Mohammed
    LEARNING AND TECHNOLOGY CONFERENCE 2020; BEYOND 5G: PAVING THE WAY FOR 6G, 2021, 182 : 95 - 102
12345