Bit-serial VLSI architecture for generating moments in real-time

被引：0
|
作者：
机构：
[1] Liu, Wentai
[2] Chen, Su-Shing
[3] Cavin, Ralph
来源：
Liu, Wentai | 1600年 / 23期
基金：
美国国家科学基金会;
关键词：
Bit serial VLSI architecture - Decomposition operators - Feature extraction algorithms - Information growing property - Moment generation algorithms - Pyramid structure;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A BIT-SERIAL VLSI ARCHITECTURE FOR GENERATING MOMENTS IN REAL-TIME
    LIU, WT
    CHEN, SS
    CAVIN, R
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1993, 23 (02): : 539 - 546
  • [2] BIT-SERIAL VLSI IMPLEMENTATION OF VECTOR QUANTIZER FOR REAL-TIME IMAGE-CODING
    RAMAMOORTHY, PA
    POTU, B
    TRAN, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (10): : 1281 - 1290
  • [3] VLSI ARCHITECTURE OF BIT-SERIAL QUASI-CYCLIC ENCODERS
    WANG, Q
    ELGUIBALY, FH
    BHARGAVA, VK
    ELECTRONICS LETTERS, 1986, 22 (22) : 1170 - 1171
  • [4] A comparison of bit-serial and multi-bit processor elements in a real-time signal processing SIMD architecture
    Astrom, A
    Hall, M
    Edman, A
    3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 245 - 250
  • [5] Design of A Bit-Serial Artificial Neuron VLSI Architecture with Early Termination
    Chang, Yun-Nan
    Chen, Guan-Jhen
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 503 - 505
  • [6] A field-programmable VLSI based on an asynchronous bit-serial architecture
    Hariyama, Masanori
    Ishihara, Shota
    Wei, Chang Chia
    Karneyarna., Michitaka
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 380 - 383
  • [7] Evaluation of a field-programmable VLSI based on an asynchronous bit-serial architecture
    Hariyama, Masanori
    Ishihara, Shota
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (09) : 1419 - 1426
  • [8] A real-time bit-serial rank filter implementation using xilinx FPGA
    Choo, Chang
    Verma, Punarn
    REAL-TIME IMAGE PROCESSING 2008, 2008, 6811
  • [9] BIT-SERIAL VLSI ARCHITECTURE FOR THE 2-D DISCRETE COSINE TRANSFORM
    TATSAKI, A
    GOUTIS, C
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (10-12): : 829 - 832
  • [10] Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture
    Department of Electrical Engineering, Hachinohe Institute of Technology, Hachinohe, 031-8501, Japan
    不详
    不详
    不详
    不详
    Syst Comput Jpn, 12 (43-51):
12345