Bit-serial VLSI architecture for generating moments in real-time

被引：0
|
作者：
机构：
[1] Liu, Wentai
[2] Chen, Su-Shing
[3] Cavin, Ralph
来源：
Liu, Wentai | 1600年 / 23期
基金：
美国国家科学基金会;
关键词：
Bit serial VLSI architecture - Decomposition operators - Feature extraction algorithms - Information growing property - Moment generation algorithms - Pyramid structure;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] VLSI Architecture Design for Particle Filtering in Real-time
    Pasciaroni, A.
    Rodriguez, J. A.
    Masson, F.
    Julian, P.
    Nebot, E.
    PROCEEDINGS OF THE 2014 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA), 2014, : 70 - 76
  • [42] VLSI architecture for real-time fractal video encoding
    He, ZL
    Liou, ML
    Fu, KW
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 738 - 741
  • [43] VLSI architecture for real-time dominant point extraction
    Dallaire, S
    Tremblay, M
    Poussart, D
    VISION INTERFACE '97, PROCEEDINGS, 1997, : 170 - 177
  • [44] A real-time edge detector: Algorithm and VLSI architecture
    Alzahrani, FM
    Chen, T
    REAL-TIME IMAGING, 1997, 3 (05) : 363 - 378
  • [45] A VLSI ARCHITECTURE FOR ONLINE SCHEDULER IN REAL-TIME SYSTEMS
    LI, T
    ZHAO, W
    CARTER, N
    COMPUTING AND INFORMATION, 1989, : 201 - 206
  • [46] A real-time VLSI median filter employing two-dimensional bit-propagating architecture
    Yamasaki, H
    Shibata, T
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 349 - 352
  • [47] A new bit-serial architecture for field multiplication using polynomial bases
    Reyhani-Masoleh, Arash
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2008, PROCEEDINGS, 2008, 5154 : 300 - 314
  • [48] A scalable LDPC decoder ASIC architecture with bit-serial message exchange
    Brandon, Tyler
    Hang, Robert
    Block, Gary
    Gaudet, Vincent C.
    Cockburn, Bruce
    Howard, Sheryl
    Giasson, Christian
    Boyle, Keith
    Goud, Paul
    Zeinoddin, Siavash Sheikh
    Rapley, Anthony
    Bates, Stephen
    Elliott, Duncan
    Schlegel, Christian
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (03) : 385 - 398
  • [49] Towards the implementation of path concepts for a reconfigurable bit-serial synchronous architecture
    Dittmann, Florian
    Rettberg, Achim
    Weber, Raphael
    RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, : 262 - +
  • [50] Optimization Techniques for a Reconfigurable, Self-Timed, and Bit-Serial Architecture
    Dittmann, Florian
    Rettberg, Achim
    Weber, Raphael
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 153 - 158
12345