Impact of ion energy on single-event upset

被引：0
|
作者：
Dodd, P.E. [1 ]
Musseau, O. [1 ]
Shaneyfelt, M.R. [1 ]
Sexton, F.W. [1 ]
D'hose, C. [1 ]
Hash, G.L. [1 ]
Martinez, M. [1 ]
Loemker, R.A. [1 ]
Leray, J.-L. [1 ]
Winokur, P.S. [1 ]
机构：
[1] Sandia Natl Lab, Albuquerque, United States
来源：
IEEE Transactions on Nuclear Science | 1998年 / 45卷 / 6 pt 1期
关键词：
Number:; DE-AC04-94AL85000; Acronym:; USDOE; Sponsor: U.S. Department of Energy; -;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2483 / 2491
相关论文
共 50 条
  • [41] Single-event upset in commercial silicon-on-insulator PowerPC microprocessors
    Irom, F
    Swift, GM
    Farmanesh, FH
    Johnston, AH
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 203 - 204
  • [42] Frequency dependence of single-event upset in advanced commercial PowerPC microprocessors
    Irom, F
    Farmanesh, FE
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3505 - 3509
  • [43] Single-event upset in commercial silicon-on-insulator PowerPC microprocessors
    Irom, F
    Farmanesh, FF
    Johnston, AH
    Swift, GM
    Millward, DG
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2002, 49 (06) : 3148 - 3155
  • [44] Estimating the Single-Event Upset sensitivity of a memory array using simulation
    Raine, Melanie
    Gaillardin, Marc
    Lagutere, Thierry
    Duhamel, Olivier
    Paillet, Philippe
    MICROELECTRONICS RELIABILITY, 2017, 78 : 349 - 354
  • [45] Evaluation of single-event upset tolerance on recent commercial memory ICs
    Nemoto, N
    Matsuzaki, K
    Aoki, J
    Akutsu, T
    Matsuda, S
    Naito, I
    Itoh, H
    Nashiyama, I
    EECC'97 - PROCEEDINGS OF THE THIRD ESA ELECTRONIC COMPONENTS CONFERENCE, 1997, 395 : 461 - 466
  • [46] SINGLE-EVENT UPSET (SEU) IN A DRAM WITH ON-CHIP ERROR CORRECTION
    ZOUTENDYK, JA
    SCHWARTZ, HR
    WATSON, RK
    HASNAIN, Z
    NEVILL, LR
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1310 - 1315
  • [47] Impact of negative bias temperature instability on the single-event upset threshold of a 65 nm SRAM cell
    El Moukhtari, I.
    Pouget, V.
    Larue, C.
    Darracq, F.
    Lewis, D.
    Perdu, P.
    MICROELECTRONICS RELIABILITY, 2013, 53 (9-11) : 1325 - 1328
  • [48] Impact of D-Flip-Flop Architectures and Designs on Single-Event Upset Induced by Heavy Ions
    Artola, L.
    Hubert, G.
    Ducret, S.
    Mekki, J.
    Al Youssef, Ahmad
    Ricard, N.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (08) : 1776 - 1782
  • [49] On-Chip Relative Single-Event Transient/Single-Event Upset Susceptibility Test Circuit for Integrated Circuits Working in Real Time
    Hao, Peipei
    Chen, Shuming
    Wu, Zhenyu
    Chi, Yaqing
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (01) : 376 - 381
  • [50] Optimizing Inverse-Mode SiGe HBTs for Immunity to Heavy-Ion-Induced Single-Event Upset
    Appaswamy, Aravind
    Phillips, Stan
    Cressler, John D.
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (05) : 511 - 513
12345