High-level synthesis using a genetic algorithm

被引：0
|
作者：
Ohmori, Kenji [1 ]
机构：
[1] College of Engineering, Hosei University, Koganei, 184-8584, Japan
来源：
| 2000年 / Scripta Technica Inc, New York, NY, United States卷 / 83期
关键词：
D O I：
10.1002/(SICI)1520-6440(200004)83:43.0.CO;2-I
中图分类号：
学科分类号：
摘要：
12
引用
收藏
相关论文
共 50 条
  • [31] Network Optimization based on Genetic Algorithm for High-Level Data Classification
    Fernandes, Janayna M.
    Oliveira, Gina M. B.
    Carneiro, Murillo G.
    IEEE LATIN AMERICA TRANSACTIONS, 2023, 21 (02) : 295 - 301
  • [32] TAO: Techniques for Algorithm-Level Obfuscation during High-Level Synthesis
    Pilato, Christian
    Regazzoni, Francesco
    Karri, Ramesh
    Garg, Siddharth
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [33] High-level synthesis using SPARK and systolic array
    Lee, Jae-Jin
    Song, Gi-Yong
    RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 455 - 460
  • [34] Challenges Designing for FPGAs Using High-Level Synthesis
    Faber, Clayton J.
    Harris, Steven D.
    Xiao, Zhili
    Chamberlain, Roger D.
    Cabrera, Anthony M.
    2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,
  • [35] Using flowpaths for the high-level synthesis of reconfigurable systems
    Hanna, DM
    Haskell, RE
    ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 273 - 279
  • [36] GCN Inference Acceleration using High-Level Synthesis
    Lin, Yi Chien
    Zhang, Bingyi
    Prasanna, Viktor
    2021 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2021,
  • [37] Parallel implementation of genetic algorithm on FPGA using Vivado high level synthesis
    Alqudah, Eman
    Jarrah, Amin
    INTERNATIONAL JOURNAL OF BIO-INSPIRED COMPUTATION, 2020, 15 (02) : 90 - 99
  • [38] HIGH-LEVEL SYNTHESIS USING GIVEN DATAPATH INFORMATION
    MIYAZAKI, T
    IKEDA, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (10) : 1617 - 1625
  • [39] A Floorplan-Driven High-Level Synthesis Algorithm with Operation Chainings Using Chaining Enumeration
    Terada, Kotaro
    Yanagisawa, Masao
    Togawa, Nozomu
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 248 - 251
  • [40] Validating High-Level Synthesis
    Kundu, Sudipta
    Lerner, Sorin
    Gupta, Rajesh
    COMPUTER AIDED VERIFICATION, 2008, 5123 : 459 - 472
12345