High-level synthesis using a genetic algorithm

被引：0
|
作者：
Ohmori, Kenji [1 ]
机构：
[1] College of Engineering, Hosei University, Koganei, 184-8584, Japan
来源：
| 2000年 / Scripta Technica Inc, New York, NY, United States卷 / 83期
关键词：
D O I：
10.1002/(SICI)1520-6440(200004)83:43.0.CO;2-I
中图分类号：
学科分类号：
摘要：
12
引用
收藏
相关论文
共 50 条
  • [21] FPGA-based Implementation of the Stereo Matching Algorithm using High-Level Synthesis
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 1 - 7
  • [22] FPGA-Based Acceleration of Expectation Maximization Algorithm using High-Level Synthesis
    Momen, Mohammad Abdul
    Khalid, Mohammed A. S.
    Oninda, Mohammad Abdul Moin
    2019 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP), 2019, : 41 - 46
  • [23] High-level synthesis compile optimization algorithm for recursive functions
    Zhang, Moli
    Yang, Haigang
    Liu, Feng
    Huang, Juan
    Cui, Xiuhai
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2013, 25 (10): : 1557 - 1565
  • [24] A thread partitioning algorithm in low power high-level synthesis
    Uchida, J
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 74 - 79
  • [25] An integrated algorithm for memory allocation and assignment in high-level synthesis
    Seo, J
    Kim, T
    Panda, PR
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 608 - 611
  • [26] A Software Pipelining Algorithm in High-Level Synthesis for FPGA Architectures
    Gao, Lei
    Zaretsky, David
    Mittal, Gaurav
    Schonfeld, Dan
    Banerjee, Prith
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 297 - +
  • [27] A scheduling algorithm for optimization and early planning in high-level synthesis
    Memik, SO
    Kastner, R
    Bozorgzadeh, E
    Sarrafzadeh, M
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (01) : 33 - 57
  • [28] High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier
    Chen, Jiajia
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (12) : 1844 - 1856
  • [29] A Binding Algorithm in High-Level Synthesis for Path Delay Testability
    Yoshikawa, Yuki
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 546 - 551
  • [30] An evolutionary algorithm for the testable allocation problem in high-level synthesis
    Harmanani, H
    Saliba, R
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 471 - 474
12345