共 50 条
- [42] MicroSMD - A wafer level chip scale package IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 227 - 232
- [43] A wafer-level chip scale package build up with a metal-covered polyimide post 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 123 - 127
- [44] Impact of Microstructure Evolution on the Long-Term Reliability of Wafer-Level Chip-Scale Package Sn-Ag-Cu Solder Interconnects IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (10): : 1594 - 1603
- [45] Laser Drilling & Plasma Descum Employed In The Process of Wafer-Level Chip Scale Package(WLCSP) 2022 17TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2022,
- [46] Multifunctional Coatings for Wafer-Level Chip Scale Packaging 2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 69 - +
- [47] Comparison of compact on-chip inductors embedded in wafer-level package 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
- [48] Modeling-based design optimization of wafer-level and chip-scale packaging for RF-MEMS devices 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1814 - 1818
- [50] Wafer-Level Hermetic All-Glass Packaging for Microalkali Vapor Cells of Chip-Scale Atomic Devices IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (11): : 1551 - 1558