Wafer-level chip-scale package favors small-form-factor ASICS

被引:0
|
作者
Allan, Roger
机构
关键词
Application specific integrated circuits - Approximation theory - Ball grid arrays;
D O I
暂无
中图分类号
学科分类号
摘要
A fully qualified, high-performance, low-power, and small-form-factor wafer-level chip scale package (W-CSP) has been developed by Oki Semiconductor. The product is available in BGA- and LGA-type styles, and targets chip sizes from 2 by 2 mm up to 8 by 8 mm with pin counts up to 250 pins. The package has the same pin count of other packages, yet it is half the size of a fine-pitch BGA package and one-fourth the size of a fine-pitch QFP package. The W-CSP, which is made up of a molded halogen-free resin with a thickness as small as 0.4 mm, the package has a reliability rating equivalent to conventional packages.
引用
收藏
相关论文
共 50 条
  • [41] Optimal design towards enhancement of board-level thermomechanical reliability of wafer-level chip-scale packages
    Lai, Yi-Shao
    Wang, Tong Hong
    MICROELECTRONICS RELIABILITY, 2007, 47 (01) : 104 - 110
  • [42] MicroSMD - A wafer level chip scale package
    Kelkar, N
    Mathew, R
    Takiar, H
    Nguyen, L
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 227 - 232
  • [43] A wafer-level chip scale package build up with a metal-covered polyimide post
    Sadakata, N
    Suzuki, T
    Inaba, MM
    Inaba, MI
    Masumoto, M
    Masumoto, K
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 123 - 127
  • [44] Impact of Microstructure Evolution on the Long-Term Reliability of Wafer-Level Chip-Scale Package Sn-Ag-Cu Solder Interconnects
    Lee, Tae-Kyu
    Xie, Weidong
    Tsai, Michael
    Sheikh, Mohamed D.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (10): : 1594 - 1603
  • [45] Laser Drilling & Plasma Descum Employed In The Process of Wafer-Level Chip Scale Package(WLCSP)
    Huang, Jack
    2022 17TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2022,
  • [46] Multifunctional Coatings for Wafer-Level Chip Scale Packaging
    Stapleton, Russell
    zoba, Dave
    Brannen, Candice
    Hough, Paul
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 69 - +
  • [47] Comparison of compact on-chip inductors embedded in wafer-level package
    Itoi, K
    Sato, M
    Okada, K
    Masu, K
    Ito, T
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
  • [48] Modeling-based design optimization of wafer-level and chip-scale packaging for RF-MEMS devices
    Kelley, M
    Malshe, AP
    Barlow, F
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1814 - 1818
  • [49] Wafer-level chip-scale packaging of MEMS environmental sensors by functionalized porous PowderMEMS® micro-filters
    Behrmann, Ole
    Kyoushi, Niklas
    Bodduluri, Mani Teja
    Lisec, Thomas
    Schroeder, Stefan
    Gojdka, Bjoern
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2025, 35 (02)
  • [50] Wafer-Level Hermetic All-Glass Packaging for Microalkali Vapor Cells of Chip-Scale Atomic Devices
    Ji, Yu
    Gan, Qi
    Wu, Lei
    Shang, Jintang
    Wong, Ching-Ping
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (11): : 1551 - 1558