High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies

被引：0

作者：

Allam, Mohamed W. ^{[1
]}

Anis, Mohab H. ^{[1
]}

Elmasry, Mohamed I. ^{[1
]}

机构：

[1] Univ of Waterloo, Waterloo, Ont, Canada

来源：

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers | 2000年

关键词：

Formal logic - Logic design - Spurious signal noise;

D O I：

10.1109/lpe.2000.155270

中图分类号：

学科分类号：

摘要：

A new high-speed Domino circuit, called HS-Domino is developed. HS-Domino resolves the trade-off between performance and noise margins in conventional CD-Domino logic while dissipating low dynamic power with minimal area overhead. A dual-threshold (MTCMOS) implementation of HS-Domino and DDCVS logic is also devised. This implementation achieves low leakage values during standby, while maintaining high performance and low dynamic power during the active mode.

引用

页码：155 / 160

共 50 条

[21] A HIGH-SPEED BI-CMOS STANDARD LOGIC FAMILY
TOKUMARU, Y
OIDA, Y
ISHIOKA, T
UENO, M
MASUOKA, H
KOYANAGI, T
MARUTA, S
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C126 - C126
[22] High-Speed Photonic CMOS Technology for Logic and Memory Applications
Pan, James N.
NANOENGINEERING: FABRICATION, PROPERTIES, OPTICS, THIN FILMS, AND DEVICES XVI, 2019, 11089
[23] Dynamic characteristics of scaled-down W-beams under impact
Hui, TYJ
Ruan, HH
Yu, TX
INTERNATIONAL JOURNAL OF AUTOMOTIVE TECHNOLOGY, 2003, 4 (01) : 31 - 40
[24] NEW HIGH-SPEED CMOS LOGIC - FASTER SPEED AND LOW-POWER
CRAIG, S
ELECTRONIC ENGINEERING, 1981, 53 (660): : 29 - &
[25] High-speed, robust CMOS dynamic circuit design
Lai, Lianzhang
Tang, Tingao
Lin, Yinyin
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (06): : 1006 - 1011
[26] Electrostatic discharge (ESD) protection for CMOS output buffers in scaled-down VLSI technology
Industrial Technology Research Inst, , Hsinchu, Taiwan
Microelectron Reliab, 4 (619-639):
[27] Electrostatic discharge (ESD) protection for CMOS output buffers in scaled-down VLSI technology
Ker, MD
MICROELECTRONICS AND RELIABILITY, 1998, 38 (04): : 619 - 639
[28] A 1-V high-speed MTCMOS circuit scheme for power-down application circuits
Shigematsu, S
Mutoh, S
Matsuya, Y
Tanabe, Y
Yamada, J
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (06) : 861 - 869
[29] Layout verification to improve ESD/latchup immunity of scaled-down CMOS cell libraries
Ker, MD
Hsiao, SM
Lin, JH
TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 125 - 129
[30] HIGH-SPEED DYNAMIC PROGRAMMABLE LOGIC ARRAY CHIP
WOOD, RA
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1975, 19 (04) : 379 - 383

← 1 2 3 4 5 →