Future of test and DFT

被引：0
|
作者：
Singer, Gadi [1 ]
机构：
[1] Intel Corp, Santa Clara, United States
来源：
IEEE Design and Test of Computers | 1997年 / 13卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：11 / 14
相关论文
共 50 条
  • [21] A new software for test logic optimization in DFT
    Zhang, Z
    Hu, C
    Li, R
    Shi, YH
    Shi, LX
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 654 - 657
  • [22] Embedded IC test: a new plateau for DFT
    LogicVision, San Jose, United States
    EE Eval Engin, 9 (50, 53-54):
  • [23] Combining multiple DFT schemes with test generation
    NeoParadigm Labs, Inc., San Jose, CA 95134, United States
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 6 (685-696):
  • [24] The future of the wada test
    Baxendale, S.
    EPILEPSIA, 2007, 48 : 32 - 33
  • [25] PXI: The future of test
    Gutterman, L
    2002 IEEE AUTOTESTCON PROCEEEDINGS, SYSTEMS READINESS TECHNOLOGY CONFERENCE, 2002, : 205 - 214
  • [26] The Future of the Patch Test
    Geier, J.
    JOURNAL DER DEUTSCHEN DERMATOLOGISCHEN GESELLSCHAFT, 2015, 13 : 52 - 52
  • [27] TEST FOR FUTURE SPEEDS
    Schweiger, Peter
    COMMUNICATIONS NEWS, 2009, 46 (02): : 22 - 22
  • [28] A NEW DFT ARCHITECTURE TO REDUCE TEST DATA VOLUME AND TEST APPLICATION TIME
    Zhang Ling
    Kuang Jishun
    Mei Junjin
    ENGINEERING REVIEW, 2016, 36 (03) : 197 - 202
  • [29] An adaptive DFT-SOFDM for future cellular systems
    Sun, Xiaojun
    Du, Yan
    Wang, Lili
    Liu, Leilei
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 1157 - +
  • [30] Mentor graphics DFT to navigate nanometer test challenges
    Aldrich, Greg
    Press, Ron
    Kobayashi, Takeo
    Sakajiri, Tatsuo
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 130 - 130
12345