Power management for self-timed CMOS circuits using the half-full flag of an asynchronous FIFO

被引：0
|
作者：
Schumann, Thomas
Klar, Heinrich
机构：
来源：
ITG-Fachbericht | / 147期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：263 / 267
相关论文
共 42 条
  • [31] An ultra-low power self-timed column-level ADC for a CMOS pixel sensor based vertex detector
    Zhang, L.
    Wang, M.
    JOURNAL OF INSTRUMENTATION, 2014, 9
  • [32] Energy-minimum sub-threshold self-timed circuits using current-sensing completion detection
    Akgun, O. C.
    Rodrigues, J. N.
    Sparso, J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (04): : 342 - 353
  • [33] Design of 2-Bit Parallel Asynchronous Self-timed Adder and 2-Bit Parallel Adder Using Radix Adder
    Kumar, Kuleen
    Sharma, Tripti
    INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND APPLICATIONS, ICICA 2016, 2018, 632 : 197 - 205
  • [34] High-speed low-power on-chip global interconnects using low-swing self-timed regenerators
    Rezaei, Hossein
    Moghaddam, Soodeh Aghli
    Rahmati, Abdolreza
    MICROELECTRONICS JOURNAL, 2016, 58 : 76 - 82
  • [35] A 24 Gbps SerDes Transceiver for On-Chip Networks Using a New Half-Data-Rate Self-Timed 3-level Signaling Scheme
    Tadros, Ramy N.
    Ahmed, Abdelrahman H.
    Ghoneima, Maged
    Ismail, Yehea
    2015 5TH INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING SYSTEMS & APPLICATIONS (ICEAC), 2015,
  • [36] A 40nm CMOS Full Asynchronous Nano-Watt SAR ADC with 98% Leakage Power Reduction by Boosted Self Power Gating
    Sekimoto, Ryota
    Shikata, Akira
    Yoshioka, Kentaro
    Kuroda, Tadahiro
    Ishikuro, Hiroki
    2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 161 - 164
  • [37] Power-delay Trade-offs in CMOS Circuits Using Self-bias Transistors
    Subbian, Vignesh
    Ho, Fat Duen
    IETE JOURNAL OF RESEARCH, 2012, 58 (01) : 24 - 27
  • [38] An experimental 295 MHz CMOS 4Kx256 SRAM using bidirectional read/write shared sense amps and self-timed pulsed word-line drivers
    Kushiyama, N
    Tan, C
    Clark, R
    Lin, J
    Perner, F
    Martin, L
    Leonard, M
    Coussens, G
    Cham, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (11) : 1286 - 1290
  • [39] A Two-Port SRAM Using a Single-Port Cell Array with a Self-Timed Write-after-Read Control Scheme to Save 47% Area & 63% Standby Power
    Bai, Fujun
    Xiong, Baoyu
    Xue, Xiaofei
    Song, Weizhe
    Wu Baofeng
    Fu, Ni
    Yu, Bing
    Duan, Huifu
    Han, Xiaowei
    Minzoni, Alessandro
    Ren, Qiwei
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 426 - 428
  • [40] A 0.5-V 5.2-fJ/Conversion-Step Full Asynchronous SAR ADC With Leakage Power Reduction Down to 650 pW by Boosted Self-Power Gating in 40-nm CMOS
    Sekimoto, Ryota
    Shikata, Akira
    Yoshioka, Kentaro
    Kuroda, Tadahiro
    Ishikuro, Hiroki
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (11) : 2628 - 2636
12345