Power management for self-timed CMOS circuits using the half-full flag of an asynchronous FIFO

被引：0
|
作者：
Schumann, Thomas
Klar, Heinrich
机构：
来源：
ITG-Fachbericht | / 147期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：263 / 267
相关论文
共 42 条
  • [1] Designing Self-timed Asynchronous Circuits with Chisel
    Zhang, Jilin
    Qian, Chunqi
    Huo, Dexuan
    Zhang, Jian
    Chen, Hong
    2023 28TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, ASYNC, 2023, : 27 - 33
  • [2] A FULLY ASYNCHRONOUS DIGITAL SIGNAL PROCESSOR USING SELF-TIMED CIRCUITS
    JACOBS, GM
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) : 1526 - 1537
  • [3] Self-timed circuits for energy harvesting AC power supplies
    Siebert, J
    Collier, J
    Amirtharajah, R
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 315 - 318
  • [4] Evaluation of dual-rail CMOS logic styles for self-timed circuits
    Sartori, Giovani H.
    Ribas, Renato P.
    Reis, Andre I.
    24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 197 - +
  • [5] Power reduction in self-timed circuits using early-open latch controllers
    Riocreux, PA
    Lewis, MJG
    Brackenbury, LEM
    ELECTRONICS LETTERS, 2000, 36 (02) : 115 - 116
  • [6] A low and balanced power implementation of the AES security mechanism using self-timed circuits
    Shang, D
    Burns, F
    Bystrov, A
    Koelmans, A
    Sokolov, D
    Yakovlev, A
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 471 - 480
  • [7] Improving smart card security using self-timed circuits
    Moore, S
    Anderson, R
    Cunningham, P
    Mullins, R
    Taylor, G
    ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 211 - 218
  • [8] Soft digital signal processing using self-timed circuits
    Kuang, WD
    Yuan, JS
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 194 - 198
  • [9] Implementation of a self-timed asynchronous parallel FIR filter using CSCD
    Lampinen, H
    Perälä, P
    Vainio, I
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 203 - 206
  • [10] Design of a self-timed asynchronous parallel fir filter using CSCD
    Lampinen, H
    Perälä, P
    Vainio, O
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 165 - 168
12345