Simulation of the sub-threshold behavior of resistive gate NMOS transistors

被引:0
|
作者
机构
来源
| 1600年
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [41] Low-Voltage InGaZnO Thin Film Transistors with Small Sub-Threshold Swing
    Cheng, C. H.
    Chou, K. I.
    Hsu, H. H.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2015, 15 (02) : 1486 - 1489
  • [42] Improvement of sub-threshold current models for a-SM thin-film transistors
    Wang, Lijuan
    Zhu, Jiang
    Liu, Chunling
    Liu, Guojun
    Shao, Xibin
    Yan, Donghang
    SOLID-STATE ELECTRONICS, 2007, 51 (05) : 703 - 707
  • [43] A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime
    Agarwal, A
    Roy, K
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 18 - 21
  • [44] Improved Sub-threshold Slope in RF Vertical MOSFETS using a Frame Gate Architecture
    Hakim, M. M. A.
    Uchino, T.
    White, W. R.
    Ashburn, P.
    Tan, L.
    Buiu, O.
    Hall, S.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 95 - +
  • [45] Modeling of minimum surface potential and sub-threshold swing for grooved-gate MOSFETs
    Rajendran, K
    Schoenmaker, W
    MICROELECTRONICS JOURNAL, 2001, 32 (08) : 631 - 639
  • [46] Investigation into sub-threshold performance of double-gate accumulation-mode SOIPMOSFET
    Zhang Zhengfan
    Li Zhaoji
    Tan Kaizhou
    Zhang Jiabin
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1150 - 1153
  • [47] Sub-Threshold Design and Architectural Choices
    Piguet, Christian
    Pons, Marc
    Severac, Daniel
    2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 481 - 484
  • [48] Adaptive Sub-Threshold Test Circuit
    Turnquist, Matthew J.
    Laulainen, Erkka
    Makipaa, Jani
    Tenhunen, Hannu
    Koskinen, Lauri
    PROCEEDINGS OF THE 2009 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2009, : 197 - +
  • [49] Two-dimensional analytical sub-threshold modeling and simulation of gate material engineered HEMT for enhanced carrier transport efficiency
    Kumar, Sona P.
    Agrawal, Anju
    Chanjar, Rishu
    Gupta, Xlridula
    Gupta, R. S.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 286 - +
  • [50] Neural Correlates of Sub-threshold Bipolarity
    Anand, Amit
    BIOLOGICAL PSYCHIATRY, 2014, 75 (09) : 304S - 304S