Resynchronising delay-locked loop

被引：0

作者：

DLR Oberpfaffenhofen, Wessling, Germany ^{[1
]}

机构：

来源：

Electron Lett | / 13卷 / 1172-1173期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Spread spectrum communication

引用

共 50 条

[31] A 133 MHz Radiation-Hardened Delay-Locked Loop
Sengupta, Rajat
Vermeire, Bert
Clark, Lawrence T.
Bakkaloglu, Bertan
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3626 - 3633
[32] PLD Implementation of All-digital Delay-Locked Loop
Matic, Tomislav
Svedek, Tomislav
Herceg, Marijan
PROCEEDINGS ELMAR-2008, VOLS 1 AND 2, 2008, : 249 - 252
[33] A novel delay-locked loop based CMOS clock multiplier
Birru, D
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (04) : 1319 - 1322
[34] Design of Delay-Locked Loop for Wide Frequency Locking Range
Chen, Hsun-Hsiang
Wong, Zih-Hsiang
Chen, Shen-Li
2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 302 - 305
[35] A 155-MHZ CLOCK RECOVERY DELAY-LOCKED AND PHASE-LOCKED LOOP
LEE, TH
BULZACCHELLI, JF
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) : 1736 - 1746
[36] A dual-loop delay-locked loop using multiple voltage-controlled delay lines
Jung, YJ
Lee, SW
Shim, D
Kim, W
Kim, C
Cho, SI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) : 784 - 791
[37] Spatial-phase-locked electron-beam lithography with a delay-locked loop
Goodberlet, J
Ferrera, J
Smith, HI
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (06): : 2293 - 2297
[38] A Multiphase All-Digital Delay-Locked Loop with Reuse SAR
Chen, Pao-Lung
Wang, Tzu-Siang
Ciou, Jyun-Han
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 939 - 942
[39] A low jitter delay-locked loop with a realignment duty cycle corrector
Li, L
Chen, JHM
Chang, RCH
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 75 - 76
[40] A harmonic quadrature LO generator using a 90′ delay-locked loop
Craninckx, J
Gravot, V
Donnay, S
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 127 - 130

← 1 2 3 4 5 →