Resynchronising delay-locked loop

被引：0

作者：

DLR Oberpfaffenhofen, Wessling, Germany ^{[1
]}

机构：

来源：

Electron Lett | / 13卷 / 1172-1173期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Spread spectrum communication

引用

共 50 条

[21] CORRELATORS WITH A PAIR OF ANALOG FILTERS FOR THE DELAY-LOCKED LOOP
LEHMANN, K
NTZ ARCHIV, 1983, 5 (05): : 157 - 164
[22] Timing Generator Using Dual Delay-Locked Loop
Hwang, Chorng-Sii
Chen, Ke-Han
Tsao, Hen-Wai
2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 428 - 430
[23] A Programmable Delay-Locked Loop Based Clock Multiplier
Lee, Sungken
Park, Geontae
Kim, Hyungtak
Kim, Jongsun
2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 128 - 130
[24] BEHAVIOR OF A DELAY-LOCKED LOOP EMPLOYING A GENERAL CORRELATOR
SAALFRANK, W
NTZ ARCHIV, 1989, 11 (03): : 99 - 109
[25] Fast locking delay-locked loop using initial delay measurement
Kim, T
Wang, SH
Kim, B
ELECTRONICS LETTERS, 2002, 38 (17) : 950 - 951
[26] A Fast-lock Digital Delay-Locked Loop Controller
Ye, Bo
Li, Tianwang
Han, Xingcheng
Luo, Min
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 809 - +
[27] A novel delay-locked loop structure for DDR SDRAM controller
Ye, Bo
Luo, Min
Wang, Zishi
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2008, 28 (02): : 299 - 303
[28] Analogue delay-locked loop for spatial-phase locking
Goodberlet, J
Ferrera, J
Smith, HI
ELECTRONICS LETTERS, 1997, 33 (15) : 1269 - 1270
[29] A fractional delay-locked loop for on chip clock generation applications
Torkzadeh, P.
Tajalli, A.
Atarodi, M.
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1300 - 1303
[30] A Check-and-Balance Scheme in Multiphase Delay-Locked Loop
Chang, Shu-Yu
Huang, Shi-Yu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (07) : 1253 - 1262

← 1 2 3 4 5 →