Cost-effective challenges of 300 mm silicon wafers

被引:0
|
作者
Highfill, Jim [1 ]
Brunkhorst, Steve [1 ]
Gentry, Carl [1 ]
机构
[1] MEMC Electronic Materials Inc, St. Peters, United States
关键词
Cost effectiveness - Microelectronic processing - Semiconductor device manufacture;
D O I
暂无
中图分类号
学科分类号
摘要
Despite the industry's false start toward converting to 300 mm wafers in the mid-1990s, the technology development needed has proceeded so that adequate 300 mm wafers are available today. The uniqueness here is that such development was not afforded the luxury of being funded by a surge in 200 mm-wafer production during the recent downturn. Today, the remaining issues for 300 mm production involve making the crystal-pulling technology more cost-effective and resolving ownership issues associated with this wafer size's unique front-opening shipping box. For the former, some relief is being found in epitaxial deposition technology.
引用
收藏
相关论文
共 50 条
  • [31] Mechanical properties of 300 mm wafers
    Akatsuka, M
    Sueoka, K
    Adachi, N
    Morimoto, N
    Katahama, H
    MICROELECTRONIC ENGINEERING, 2001, 56 (1-2) : 99 - 107
  • [32] HAS THE P-300 BEEN COST-EFFECTIVE
    RABBITT, P
    BEHAVIORAL AND BRAIN SCIENCES, 1988, 11 (03) : 390 - 392
  • [33] 40 Gbit/s silicon modulators fabricated on 200 mm and 300 mm SOI wafers.
    Marris-Morini, Delphine
    Baudot, Charles
    Fedeli, Jean-Marc
    Rasigade, Gilles
    Vulliet, Nathalie
    Souhaite, Aurelie
    Ziebell, Melissa
    Rivalin, Pierette
    Olivier, Segolene
    Crozat, Paul
    Bouville, David
    Menezo, Sylvie
    Boeuf, Frederic
    Vivien, Laurent
    SILICON PHOTONICS IX, 2014, 8990
  • [34] Road to cost-effective crystalline silicon photovoltaics
    Rohatgi, A
    PROCEEDINGS OF 3RD WORLD CONFERENCE ON PHOTOVOLTAIC ENERGY CONVERSION, VOLS A-C, 2003, : A29 - A34
  • [35] Cost-Effective Synthesis of Silicon Quantum Dots
    Terada, Shiho
    Xin, Yunzi
    Saitow, Ken-ichi
    CHEMISTRY OF MATERIALS, 2020, 32 (19) : 8382 - 8392
  • [36] Extreme edge engineering - 2mm Edge exclusion challenges and cost-effective solutions for yield enhancement in high volume manufacturing for 200 and 300mm wafer fabs
    Tran, T
    Roberts, W
    Tiffany, J
    Jekauc, I
    Clements, N
    Jowett, P
    Ferguson, R
    Mattson, D
    Demmert, C
    Richmond, M
    Wiendl, C
    Bruno, M
    Brock, A
    Taylor, T
    2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 453 - 460
  • [37] Cost-Effective Learning for Cost-Effective Care?
    Walsh, Kieran
    ACADEMIC MEDICINE, 2011, 86 (12) : 1485 - 1486
  • [38] Manufacture and metrology of 300 mm silicon wafers with ultra-low thickness variation
    Griesmann, Ulf
    Wang, Quandou
    Tricard, Marc
    Dumas, Paul
    Hall, Christopher
    FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2007, 2007, 931 : 105 - +
  • [39] Poly silicon deposition process improvement on 300 mm wafers (PC23)
    Lin, BY
    Patel, NS
    Yuoh, G
    Boone, J
    Whitesell, C
    2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 119 - 122
  • [40] Mechanical strength of 300 mm diameter silicon wafers at high temperatures: modeling and simulation
    Fischer, A
    Grabolla, T
    Richter, H
    Obermeier, G
    Krottenthaler, P
    Wahlich, R
    MICROELECTRONIC ENGINEERING, 1999, 45 (2-3) : 209 - 223