Cost-effective challenges of 300 mm silicon wafers

被引:0
|
作者
Highfill, Jim [1 ]
Brunkhorst, Steve [1 ]
Gentry, Carl [1 ]
机构
[1] MEMC Electronic Materials Inc, St. Peters, United States
关键词
Cost effectiveness - Microelectronic processing - Semiconductor device manufacture;
D O I
暂无
中图分类号
学科分类号
摘要
Despite the industry's false start toward converting to 300 mm wafers in the mid-1990s, the technology development needed has proceeded so that adequate 300 mm wafers are available today. The uniqueness here is that such development was not afforded the luxury of being funded by a surge in 200 mm-wafer production during the recent downturn. Today, the remaining issues for 300 mm production involve making the crystal-pulling technology more cost-effective and resolving ownership issues associated with this wafer size's unique front-opening shipping box. For the former, some relief is being found in epitaxial deposition technology.
引用
收藏
相关论文
共 50 条
  • [21] Wafer Geometry Technique for Blank 300mm Silicon Wafers
    Trujillo-Sevilla, Juan M.
    Roque-Velasco, Alex
    Jesus Sicilia, Miguel
    Casanova-Gonzalez, Oscar
    Manuel Ramos-Rodriguez, Jose
    Gaudestad, Jan
    2022 33RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2022,
  • [22] Impact of filtering on nanotopography measurement of 300mm silicon wafers
    Riedel, F
    Gerber, HA
    Wagner, P
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2002, 5 (4-5) : 465 - 472
  • [23] Infrared monitoring system for wet cleaning on 300 MM silicon wafers
    Endo, M
    Yoshida, H
    Maeda, Y
    Niwano, M
    Miyamoto, N
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING, 2000, 99 (36): : 505 - 511
  • [24] Cost-effective photovoltaics with silicon material
    Fathi, M.
    Mefoued, A.
    Messaoud, A.
    Boukennous, Y.
    PROCEEDINGS OF THE JMSM 2008 CONFERENCE, 2009, 2 (03): : 751 - 757
  • [25] The 300 mm silicon wafer - a cost and technology challenge
    Hahn, PO
    MICROELECTRONIC ENGINEERING, 2001, 56 (1-2) : 3 - 13
  • [26] Calculation of slip length in 300 mm silicon wafers during thermal processes
    Akatsuka, M
    Sueoka, K
    Katahama, H
    Adachi, N
    SILICON MATERIALS SCIENCE AND TECHNOLOGY, VOLS 1 AND 2, 1998, : 671 - 682
  • [27] Photoluminescence mapping system applicable to 300 mm silicon-on-insulator wafers
    Tajima, M
    Li, ZQ
    Shimidzu, R
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2002, 41 (12B): : L1505 - L1507
  • [28] Calculation of slip length in 300 mm silicon wafers during thermal processes
    Akatsuka, M
    Sueoka, K
    Katahama, H
    Adachi, N
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1999, 146 (07) : 2683 - 2688
  • [29] Photoelastic imaging of process induced defects in 300mm-silicon wafers
    Geiler, HD
    Kürner, W
    Storbeck, O
    NONDESTRUCTIVE METHODS FOR MATERIALS CHARACTERIZATION, 2000, 591 : 249 - 253
  • [30] Passive Integrated Athermal (De)Multiplexers on 300 mm Silicon Photonics Wafers
    Gao, Yun
    Pestana, Noah
    Deckoff-Jones, Skylar
    Zheng, Jiajiu
    Goldstein, Jordan
    Netherton, Andrew
    Shiue, Ren-Jye
    Watts, Michael R.
    Poulton, Christopher V.
    2023 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION, OFC, 2023,