Noise-aware power optimization for on-chip interconnect

被引：0
|
作者：
Kim, Ki-Wook [1 ]
Jung, Seong-Ook [1 ]
Narayanan, Unni [1 ]
Liu, C.L. [1 ]
Kang, Sung-Mo [1 ]
机构：
[1] Univ of Illinois at Urbana-Champaign, Urbana, United States
来源：
Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers | 2000年
关键词：
Cross-coupling - Cycle-averaged power model;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：108 / 113
相关论文
共 50 条
  • [11] Design Optimization for AC Coupled On-chip Global Interconnect
    Liang, Lianfei
    Wang, Qin
    He, Weifeng
    Zeng, Xiaoyang
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1521 - 1523
  • [12] On-chip Interconnect Optimization and Validation using Virtual Platform
    Choi, Jungyun
    Kang, Kyungsu
    Park, Sangho
    Lee, Seunghan
    Park, Yohan
    Bae, Byeongwook
    Lee, Byunghoon
    Yoo, ByungChul
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 53 - 54
  • [13] DDR Simultaneous Switching Noise-Aware Power Integrity Simulation
    Okano, Motochika
    Imi, Hitoshi
    Journal of Japan Institute of Electronics Packaging, 2024, 27 (07) : 590 - 595
  • [14] Interconnect Aware Power Optimization of Low Swing Driver for Multi-Chip Interfaces
    Chaudhary, Muhammad Waqas
    Heinig, Andy
    Choubey, Bhaskar
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [15] On-Chip Optical Interconnect
    Ohashi, Keishi
    Nishi, Kenichi
    Shimizu, Takanori
    Nakada, Masafumi
    Fujikata, Junichi
    Ushida, Jun
    Torii, Sunao
    Nose, Koichi
    Mizuno, Masayuki
    Yukawa, Hiroaki
    Kinoshita, Masao
    Suzuki, Nobuo
    Gomyo, Akiko
    Ishi, Tsutomu
    Okamoto, Daisuke
    Furue, Katsuya
    Ueno, Toshihide
    Tsuchizawa, Tai
    Watanabe, Toshifumi
    Yamada, Koji
    Itabashi, Sei-ichi
    Akedo, Jun
    PROCEEDINGS OF THE IEEE, 2009, 97 (07) : 1186 - 1198
  • [16] A Laser Power Management Method for On-Chip Photonic Interconnect
    Wang, Xiaolu
    Guo, Yiming
    Gu, Huaxi
    Wang, Kun
    2016 SEVENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2016,
  • [17] A new analytical delay and noise model for on-chip RLC interconnect
    Cao, Y
    Huang, XJ
    Sylvester, D
    Chang, N
    Hu, CM
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 823 - 826
  • [18] Measuring and Modeling On-Chip Interconnect Power on Real Hardware
    Adhinarayanan, Vignesh
    Paul, Indrani
    Greathouse, Joseph L.
    Huang, Wei
    Pattnaik, Ashutosh
    Feng, Wu-chun
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION, 2016, : 23 - 33
  • [19] Power supply noise-aware scheduling and allocation for DSP synthesis
    Kang, DK
    Chen, YR
    Roy, K
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 48 - 53
  • [20] Noise-aware floorplanning for fast power supply network design
    Lin, Chang-Tzu
    Kung, Tai-Wei
    Chen, De-Sheng
    Wang, Yi-Wen
    Cheng, Ching-Hwa
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2028 - +
12345