Advantages of performing timing simulation

被引：0
|
作者：
Blunt, David [1 ]
机构：
[1] Parallel Systems Ltd, Surrey, United Kingdom
来源：
Electronic Engineering (London) | 2000年 / 72卷 / 886期
关键词：
Standard delay format - Timing analyzers - Timing simulation - Very high speed integrated circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：9 / 10
相关论文
共 50 条
  • [41] The advantages behind the efforts of performing higher-order calibration methods - A case study
    Antonio, Marina
    Chiappini, Fabricio A.
    Goicoechea, Hector C.
    Culzoni, Maria J.
    Alcaraz, Mirta R.
    ANALYTICA CHIMICA ACTA, 2024, 1319
  • [42] INTERCONNECTION DELAYS IN HIERARCHICAL TIMING SIMULATION
    CAISSO, JP
    CERNY, E
    RUMIN, NC
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1162 - 1165
  • [43] Power and timing modeling, optimization and simulation
    Azemard, Nadine
    Maurine, Philippe
    Vounckx, Johan
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 1 - 1
  • [44] Power and timing modelling, optimisation and simulation
    Juan, J
    Soudris, D
    Macii, E
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (06): : 721 - 722
  • [45] HIERARCHICAL TIMING SIMULATION MODEL.
    Lin, Tzu-Mu
    Mead, Carver A.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986, CAD-5 (01) : 188 - 197
  • [46] Evidence for a Mixed Timing and Counting Strategy in Mice Performing a Mechner Counting Task
    Light, Kenneth R.
    Cotten, Brian
    Malekan, Talia
    Dewil, Sophie
    Bailey, Matthew R.
    Gallistel, Charles R.
    Balsam, Peter D.
    FRONTIERS IN BEHAVIORAL NEUROSCIENCE, 2019, 13
  • [47] When is the optimal timing for performing video capsule endoscopy for obscure gastrointestinal bleeding?
    Nakamura, T
    JOURNAL OF GASTROENTEROLOGY, 2005, 40 (03) : 322 - 323
  • [48] Simulation of algorithms for pulse timing in FPGAs
    Haselman, Michael D.
    Hauck, Scott
    Lewellen, Thomas K.
    Miyaoka, Robert S.
    2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, : 3161 - +
  • [49] A HIERARCHICAL TIMING SIMULATION-MODEL
    LIN, TM
    MEAD, CA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (01) : 188 - 197
  • [50] TIMING SIMULATION OF A LARGE ASYNCHRONOUS COMPUTER
    CHEW, RL
    MILNER, AJR
    COMMUNICATIONS OF THE ACM, 1963, 6 (07) : 361 - 361
12345