On the effectiveness of residue code checking for parallel two's complement multipliers

被引：0
|
作者：
Univ of Saarland, Saarbruecken, Germany [1 ]
机构：
来源：
IEEE Trans Very Large Scale Integr VLSI Syst | / 2卷 / 227-239期
关键词：
Manuscript received September 1; 1994; revised August 25; 1995. This work was supported by DFG under Grant Sp431/1-1 and SFB 124-VLSI Entwurfsmethoden und Parallelitat. This paper was presented in part at the 24th International Symposium on Fault-Tolerant Computing; Austin; TX; June; 1.5-17; 1994. U. Sparmann was with the Department of ECE; University of Iowa; Iowa City; IA 52242 USA. He is now with the Computer Science Department; University of Saarland; D; 6604; 1; Saarbrucken; Germany. S. M. Reddy is with the Department of ECE; IA 52242 USA. Publisher ltem Identifier S 1063-8210(96)04060-7;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
46
引用
收藏
相关论文
共 50 条
  • [21] CELLULAR 2S COMPLEMENT SERIAL-PIPELINE MULTIPLIERS
    PEKMESTZI, KZ
    PAPADOPOULOS, GD
    RADIO AND ELECTRONIC ENGINEER, 1979, 49 (11): : 575 - 580
  • [22] A Fast Two's Complement Generator
    Liu, Wanting
    Tang, Xiqin
    Li, Yang
    Wang, Zhijun
    Xia, Fei
    Qiao, Shushan
    Zhou, Yumei
    Shang, Delong
    2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 328 - 331
  • [23] Comparison of two's complement numbers
    Lutz, DR
    Jayasimha, DN
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1996, 80 (04) : 513 - 523
  • [24] A current mode, parallel, two-rail code checker
    Matakias, Sotiris
    Tsiatouhas, Yiorgos
    Haniotakis, Themistoklis
    Arapoyanni, Angela
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (08) : 1032 - 1045
  • [25] A Parallel Processing Architecture for Two Dimensional Discrete Wavelet Transform without using Multipliers
    Geetha, G. N.
    Salih, Mohammed K. K.
    2012 THIRD INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION & NETWORKING TECHNOLOGIES (ICCCNT), 2012,
  • [26] An asynchronous totally self-checking two-rail code error indicator
    Gaitanis, N
    Gizopoulos, D
    Paschalis, A
    Kostarakis, P
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 151 - 154
  • [27] VLSI-Oriented architecture for two's complement serial-parallel multiplication without speed penalty
    Moh, Sangman
    ICCSA 2007: PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND APPLICATIONS, 2007, : 9 - 13
  • [28] A novel conversion scheme from a redundant binary number to two's complement binary number for parallel architectures
    Choo, I
    Deshmukh, RG
    IEEE SOUTHEASTCON 2001: ENGINEERING THE FUTURE, PROCEEDINGS, 2001, : 196 - 201
  • [29] Modified Booth 1's complement and modulo 2n-1 multipliers.
    Efstathiou, C
    Vergos, HT
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 637 - 640
  • [30] CONCURRENT ERROR-DETECTION IN PARALLEL MULTIPLIERS AND COMPLEX ARITHMETIC STRUCTURES - REMARKS ON THE USE OF THE 3N CODE
    PIURI, V
    STEFANELLI, R
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 31 (1-5): : 47 - 52
12345