On the effectiveness of residue code checking for parallel two's complement multipliers

被引：0
|
作者：
Univ of Saarland, Saarbruecken, Germany [1 ]
机构：
来源：
IEEE Trans Very Large Scale Integr VLSI Syst | / 2卷 / 227-239期
关键词：
Manuscript received September 1; 1994; revised August 25; 1995. This work was supported by DFG under Grant Sp431/1-1 and SFB 124-VLSI Entwurfsmethoden und Parallelitat. This paper was presented in part at the 24th International Symposium on Fault-Tolerant Computing; Austin; TX; June; 1.5-17; 1994. U. Sparmann was with the Department of ECE; University of Iowa; Iowa City; IA 52242 USA. He is now with the Computer Science Department; University of Saarland; D; 6604; 1; Saarbrucken; Germany. S. M. Reddy is with the Department of ECE; IA 52242 USA. Publisher ltem Identifier S 1063-8210(96)04060-7;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
46
引用
收藏
相关论文
共 50 条
  • [1] On the effectiveness of residue code checking for parallel two's complement multipliers
    Sparmann, U
    Reddy, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (02) : 227 - 239
  • [2] Efficient FPGA-implementation of two's complement digit-serial/parallel multipliers
    Valls, J
    Boemo, E
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (06): : 317 - 322
  • [3] SYNTHESIS AND COMPARISON OF 2S COMPLEMENT PARALLEL MULTIPLIERS
    GIBSON, JA
    GIBBARD, RW
    IEEE TRANSACTIONS ON COMPUTERS, 1975, 24 (10) : 1020 - 1027
  • [4] Combined unsigned and two's complement saturating multipliers
    Schulte, MJ
    Gok, M
    Balzola, PI
    Brocato, RW
    ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS X, 2000, 4116 : 185 - 196
  • [5] Two's complement parallel multiplier
    Aggoun, A
    ELECTRONICS LETTERS, 1998, 34 (16) : 1570 - 1571
  • [6] A CAD framework for generating self-checking multipliers based on residue codes
    Noufal, IA
    Nicolaidis, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 122 - 129
  • [7] Optimized realization of large-size two's complement multipliers on FPGAs
    Gao, Shuli
    Al-Khalili, Dhamin
    Chabini, Noureddine
    2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 69 - 72
  • [8] ty Carry estimation for two's complement fixed-width multipliers
    Liao, Yen-Chin
    Chang, Hsie-Chia
    Liu, Chih-Wei
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 345 - 350
  • [9] 2S COMPLEMENT PIPELINE MULTIPLIERS
    LYON, RF
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1976, 24 (04) : 418 - 425
  • [10] Reducing the Computation Time in (Short Bit-Width) Two's Complement Multipliers
    Lamberti, Fabrizio
    Andrikos, Nikos
    Antelo, Elisardo
    Montuschi, Paolo
    IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (02) : 148 - 156
12345