Testability improvement method for VHDL based synthesis

被引：0
|
作者：
Baraniecki, R.
Rosinski, A.
机构：
来源：
Electron Technology (Warsaw) | / 28卷 / 04期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Gate layout improvement aimed at testability
    Blyzniuk, Mykola
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 413 - 416
  • [32] A testability index allocation method based on quadratic allocation
    Yang P.
    Xie H.
    Qiu J.
    Hangkong Xuebao/Acta Aeronautica et Astronautica Sinica, 2019, 40 (09):
  • [33] Method for Testability Demonstration Test Based on Cost Optimization
    Deng, Lu
    Xu, Aiqiang
    Wu, Zhongde
    SENSORS, MEASUREMENT AND INTELLIGENT MATERIALS II, PTS 1 AND 2, 2014, 475-476 : 301 - +
  • [34] Testability allocation method based on inverse tangent function
    Yang P.
    Hu Y.
    Wu W.
    Qiu J.
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2019, 41 (06): : 83 - 87
  • [35] A method of testability analysis and design based on FMEA extension
    Wang Long
    Li Yue
    Qian Yanling
    Xu Tengfei
    Wu Minhao
    PROCEEDINGS OF 2017 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), VOL 1, 2017, : 361 - 367
  • [36] Indicator Dynamic Evaluation Method Based on Testability Growth
    Wang K.
    Shi X.
    Nie X.
    Li Q.
    Chen Y.
    Zhendong Ceshi Yu Zhenduan/Journal of Vibration, Measurement and Diagnosis, 2021, 41 (06): : 1206 - 1215
  • [37] Method of testability evaluation using hierarchical testability model
    Yin, Yuanwei
    Shang, Chaoxuan
    Ma, Yanheng
    Li, Gang
    Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2015, 41 (01): : 90 - 95
  • [38] High Level Testability Analysis using VHDL Automatic Test Pattern Generation
    Giamarchi, F.
    Capocchi, L.
    Federici, D.
    Bisgambiglia, P. A.
    2008 IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 2008, : 204 - 209
  • [39] Logic synthesis for testability
    Tsai, CC
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 118 - 121
  • [40] AUTOMATED SYNTHESIS FOR TESTABILITY
    BRGLEZ, F
    BRYAN, D
    CALHOUN, J
    KEDEM, G
    LISANKE, R
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1989, 36 (02) : 263 - 277
12345