Testability improvement method for VHDL based synthesis

被引：0
|
作者：
Baraniecki, R.
Rosinski, A.
机构：
来源：
Electron Technology (Warsaw) | / 28卷 / 04期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] VHDL - PC-based VHDL synthesis for FPGA/CPLD made simple
    Mann, D
    ELECTRONIC ENGINEERING, 1996, 68 (836): : 19 - 19
  • [22] Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST
    Boubezari, S
    Cerny, E
    Kaminska, B
    Nadeau-Dostie, B
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1327 - 1340
  • [23] Method of high reliability system synthesis using VHDL
    Konoplev, BG
    Ivchenko, VG
    1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS, 2002, : 134 - 137
  • [24] Improvement of fault injection techniques based on VHDL code modification
    Baraza, JC
    Gracia, J
    Gil, D
    Gil, PJ
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 19 - 26
  • [25] SYNTHESIS FOR TESTABILITY BY SYNTHESIS CONTROLLING
    NAGEL, C
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 767 - 774
  • [26] A New Testability Allocation Method Based on Improved AHP
    Liu Gang
    Lu Jianwei
    Hu Bin
    2017 29TH CHINESE CONTROL AND DECISION CONFERENCE (CCDC), 2017, : 6390 - 6394
  • [27] A controller resynthesis based method for improving datapath testability
    Flottes, ML
    Rouzeyre, B
    Volpe, L
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 347 - 350
  • [28] Testability index determination method based on ROM model
    Yang, Peng
    Qiu, Jing
    Liu, Guanjun
    Zhang, Yong
    Hangkong Xuebao/Acta Aeronautica et Astronautica Sinica, 2021, 42 (12):
  • [29] A Galois field based logic synthesis approach with testability
    Mathew, J.
    Rahaman, H.
    Singh, A. K.
    Jabir, A. M.
    Pradhan, D. K.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 629 - +
  • [30] A Galois field-based logic synthesis with testability
    Mathew, J.
    Jabir, A. M.
    Singh, A. K.
    Rahaman, H.
    Pradhan, D. K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (04): : 263 - 273
12345