Copper/low-k interconnects for smaller and faster circuits

被引：0
|
作者：
Mavoori, Hareesh [1 ]
机构：
[1] the Applied Materials and Metallurgy Group at Bell Laboratories, Lucent Technologies, United States
来源：
JOM | 1999年 / 51卷 / 09期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] BEOL process integration technology for 45nm node porous low-k/copper interconnects
    Matsunaga, N
    Nakamura, N
    Higashi, K
    Yamaguchi, H
    Watanabe, T
    Akiyama, K
    Nakao, S
    Fujita, K
    Miyajima, H
    Omoto, S
    Sakata, A
    Katata, T
    Kagawa, Y
    Kawashima, H
    Enomoto, Y
    Hasegawa, T
    Shibata, H
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 6 - 8
  • [42] Electromigration in multilevel interconnects with polymeric low-k interlevel dielectrics
    Justison, P
    Ogawa, E
    Ho, PS
    Gall, M
    Capasso, C
    Jawarani, D
    Wetzel, J
    Kawasaki, H
    APPLIED PHYSICS LETTERS, 2001, 79 (26) : 4414 - 4416
  • [43] Blech effect and lifetime projection for Cu/Low-K interconnects
    Christiansen, Cathryn
    Li, Baozhen
    Gill, Jason
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 114 - 116
  • [44] Blech effect in Cu interconnects with oxide and low-k dielectrics
    Hou, Yuejin
    Tan, Cher Ming
    IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 65 - +
  • [45] Via-shape-control for copper dual-damascene interconnects with low-k organic film
    Kinoshita, Keizo
    Tada, Munehiro
    Hiroi, Masayuki
    Shiba, Kazutoshi
    Onodera, Takahiro
    Tagami, Masayoshi
    Saitoh, Shinobu
    Hayashi, Yoshihiro
    Usami, Tatsuya
    Kikkawa, Takamaro
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (02) : 256 - 262
  • [46] Suppression of stress induced failures in Cu/low-k interconnects
    Sun, SS
    Kwak, BL
    Burke, P
    Hall, GDR
    Bhatt, H
    Allman, D
    ADVANCED METALLIZATION CONFERENCE 2005 (AMC 2005), 2006, : 719 - 725
  • [47] Scaling effect on electromigration reliability for Cu/low-k interconnects
    Pyun, JW
    Lu, X
    Yoon, S
    Henis, N
    Neuman, K
    Pfeifer, K
    Ho, PS
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 191 - 194
  • [48] Wire bonding process impact on low-K dielectric material in damascene copper integrated circuits
    Kripesh, V
    Sivakumar, M
    Lim, LA
    Kumar, R
    Iyer, MK
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 873 - 880
  • [49] Interconnect modeling for copper/low-k technologies
    Nagaraj, NS
    Bonifield, T
    Singh, A
    Griesmer, R
    Balsara, P
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 425 - 427
  • [50] Copper conductors vs low-K dielectrics
    不详
    INDUSTRIAL CERAMICS, 1999, 19 (03): : 212 - 213
12345