Area-efficient analog VLSI architecture for state-parallel viterbi decoding

被引：0
|
作者：
John Hopkins Univ, Baltimore, United States [1 ]
机构：
来源：
Proc IEEE Int Symp Circuits Syst | / II-432 - II-435期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
7
引用
收藏
相关论文
共 50 条
  • [31] AREA-EFFICIENT ARCHITECTURES FOR THE VITERBI ALGORITHM .2. APPLICATIONS
    SHUNG, CB
    LIN, HD
    CYPHER, R
    SIEGEL, PH
    THAPAR, HK
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (05) : 802 - 807
  • [32] Area-efficient architectures for the viterbi algorithm - part I: theory
    Shung, C.Bernard, 1600, (41):
  • [33] AREA-EFFICIENT ARCHITECTURES FOR THE VITERBI ALGORITHM .1. THEORY
    SHUNG, CB
    LIN, HD
    CYPHER, R
    SIEGEL, PH
    THAPAR, HK
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (04) : 636 - 644
  • [34] An Area-Efficient Relaxed Half-Stochastic Decoding Architecture for Nonbinary LDPC Codes
    Lee, Xin-Ru
    Yang, Chih-Wen
    Chen, Chih-Lung
    Chang, Hsie-Chia
    Lee, Chen-Yi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (03) : 301 - 305
  • [35] VLSI implementation of area-efficient List Sphere Decoder
    Lee, Seungbeom
    Lee, Jin
    Park, Sin-Chong
    2006 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2006, : 1465 - +
  • [36] VLSI implementation of area-efficient list sphere decoder
    Lee, Seungbeom
    Lee, Jin
    Seo, Sang-ho
    Park, Sin-Chong
    2006 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1 AND 2, 2006, : 557 - +
  • [37] High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder
    Panda, Amit Kumar
    Palisetty, Rakesh
    Ray, Kailash Chandra
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3944 - 3953
  • [38] An Area-Efficient Multiple-Valued Reconfigurable VLSI Architecture Using an X-Net
    Bai, Xu
    Kameyama, Michitaka
    2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 272 - 277
  • [39] An Area-Efficient VLSI Architecture for High-Throughput Computation of the 2-D DWT
    Dai, Yuzhou
    Zhang, Wei
    Shi, Lin
    Li, Qitao
    Wu, Zhuolun
    Liu, Yanyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025,
  • [40] Analog Dynamic Reconfiguration for Area-Efficient Implementation
    Kobayashi, Fuminori
    Higuchi, Shintaro
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
12345