Area-efficient analog VLSI architecture for state-parallel viterbi decoding

被引：0
|
作者：
John Hopkins Univ, Baltimore, United States [1 ]
机构：
来源：
Proc IEEE Int Symp Circuits Syst | / II-432 - II-435期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
7
引用
收藏
相关论文
共 50 条
  • [21] An efficient parallel algorithm for list Viterbi decoding
    Sánchez, V
    Peinado, AM
    SIGNAL PROCESSING, 2003, 83 (03) : 511 - 515
  • [22] Area-efficient and reusable VLSI architecture of decision feedback equalizer for QAM modem
    Yu, HS
    Kim, BW
    Cho, YG
    Cho, JD
    Kim, JW
    Lee, JK
    Park, HC
    Lee, KW
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 404 - 407
  • [23] A novel ACS scheme for area-efficient Viterbi decoders
    Zhu, Y
    Benaissa, M
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 264 - 267
  • [24] An Efficient In-Place VLSI Architecture for Viterbi Algorithm
    Yun-Nan Chang
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 (3): : 317 - 324
  • [25] Low power state-parallel relaxed adaptive viterbi decoder design and implementation
    Sun, Fei
    Zhang, Tong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4811 - +
  • [26] AREA-EFFICIENT VLSI ARCHITECTURES FOR HUFFMAN CODING
    PARK, H
    PRASANNA, VK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (09): : 568 - 575
  • [27] Adaptable area-efficient parallel architecture for grey and color image convolvers
    Deepak, G.
    Mahesh, R.
    Sluzek, A.
    ISSCS 2007: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2007, : 565 - +
  • [28] Area-efficient VLSI layouts for binary hypercubes
    Patel, A
    Kusalik, A
    McCrosky, C
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (02) : 160 - 169
  • [29] A Parallel and Area-Efficient Architecture for Deblocking Filter and Adaptive Loop Filter
    Du, Juan
    Yu, Lu
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 945 - 948
  • [30] Area-efficient VLSI architecture of joint carrier recovery and blind equalization for QAM demodulator
    Zhou, J
    Tian, JH
    Zhi, L
    Zeng, XY
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 286 - 289
12345