STATS: A framework for microprocessor and system-level design space exploration

被引：0

作者：

Albonesi, David H. ^{[1
]}

Koren, Israel ^{[2
]}

机构：

[1] Dept. of Elec. and Comp. Engineering, University of Rochester, Rochester, NY 14627, United States

[2] Dept. of Elec. and Comp. Engineering, University of Massachusetts, Amherst, MA 01003, United States

来源：

Journal of Systems Architecture | 1999年 / 45卷 / 12期

关键词：

Buffer storage - Computational complexity - Computer architecture - Microprocessor chips;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

As microprocessor-based systems grow in complexity, and the processor-memory speed gap widens further, more emphasis needs to be placed on early design space exploration in order to produce the highest performance systems with minimal schedule impact. We discuss the critical issues associated with architectural evaluation of complex microprocessor-based systems, and present a methodology for the comprehensive and semiautomatic evaluation of processor, cache hierarchy, system interconnect, and main memory architectural and technological alternatives. We discuss the implementation of the methodology, and describe how it can be used in early design space exploration. The unique aspects of the methodology are further illustrated through two architectural investigations performed using the tool-set.

引用

页码：1097 / 1110

共 50 条

[41] System-level exploration with SpecSyn
Gajski, DD
Vahid, F
Narayan, S
Gong, J
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 812 - 817
[42] Automatic Search-Space Compression in System-Level Design Space Exploration Using Deep Generative Models
Richthammer, Valentina
Glass, Michael
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2021, 2022, 13227 : 50 - 61
[43] An Integrated Component Selection Framework for System-Level Design
Calvert, Chad
Hamza-Lup, Georgiana L.
Agarwal, Ankur
Alhalabi, Bassem
2011 IEEE INTERNATIONAL SYSTEMS CONFERENCE (SYSCON 2011), 2011, : 261 - 266
[44] HyperspaceFlow: A System-Level Design Methodology for Smart Space
Zeng, Jing
Yang, Laurence T.
Ma, Jianhua
Guo, Minyi
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2016, 4 (04) : 568 - 583
[45] Compositional System-Level Design Exploration with Planning of High-Level Synthesis
Liu, Hung-Yi
Petracca, Michele
Carloni, Luca P.
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 641 - 646
[46] Fast system-level design space exploration for low power configurable multimedia systems-on-chip
Polloni, F
Mazzoni, L
Di Matteo, S
15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 150 - 154
[47] Design-Space Exploration for Remote-Sensing (Part I): A Methodical System-Level Approach
Hammoud, Bilal
Steiner, Lukas
Wehn, Norbert
2023 IEEE RADIO AND ANTENNA DAYS OF THE INDIAN OCEAN, RADIO, 2023,
[48] System-Level Design Space Exploration for High-Level Synthesis Under End-to-End Latency Constraints
Liao, Yuchao
Adegbija, Tosiron
Lysecky, Roman
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (04) : 1354 - 1365
[49] CASSE: A system-level modeling and design-space exploration tool for multiprocessor systems-on-chip
Reyes, V
Bautista, T
Marrero, G
Carballo, PP
Kruijtzer, W
PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 476 - 483
[50] SYSTEM-LEVEL DESIGN
BOURBON, B
COMPUTER DESIGN, 1990, 29 (23): : 19 - 21

← 1 2 3 4 5 →