STATS: A framework for microprocessor and system-level design space exploration

被引:0
|
作者
Albonesi, David H. [1 ]
Koren, Israel [2 ]
机构
[1] Dept. of Elec. and Comp. Engineering, University of Rochester, Rochester, NY 14627, United States
[2] Dept. of Elec. and Comp. Engineering, University of Massachusetts, Amherst, MA 01003, United States
来源
Journal of Systems Architecture | 1999年 / 45卷 / 12期
关键词
Buffer storage - Computational complexity - Computer architecture - Microprocessor chips;
D O I
暂无
中图分类号
学科分类号
摘要
As microprocessor-based systems grow in complexity, and the processor-memory speed gap widens further, more emphasis needs to be placed on early design space exploration in order to produce the highest performance systems with minimal schedule impact. We discuss the critical issues associated with architectural evaluation of complex microprocessor-based systems, and present a methodology for the comprehensive and semiautomatic evaluation of processor, cache hierarchy, system interconnect, and main memory architectural and technological alternatives. We discuss the implementation of the methodology, and describe how it can be used in early design space exploration. The unique aspects of the methodology are further illustrated through two architectural investigations performed using the tool-set.
引用
收藏
页码:1097 / 1110
相关论文
共 50 条
  • [21] Automatic Construction of Models for Analytic System-Level Design Space Exploration Problems
    Attarzadeh-Niaki, Seyed-Hosein
    Sander, Ingo
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 670 - 673
  • [22] System-level design space exploration for security processor prototyping in analytical approaches
    Lin, Yung Chia
    Huang, Chung Wen
    Lee, Jenq Kuen
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 376 - 380
  • [23] Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration
    Taghavi, Toktam
    Thompson, Mark
    Pimentel, Andy D.
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 149 - 160
  • [24] A METHODOLOGY FOR SUPPORTING SYSTEM-LEVEL DESIGN SPACE EXPLORATION AT HIGHER LEVELS OF ABSTRACTION
    Dedic, Joze
    Finc, Matjaz
    Trost, Andrej
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (04) : 703 - 727
  • [25] DESSERT: DESign Space ExploRation Tool based on Power and Energy at System-Level
    Rethinagiri, Santhosh Kumar
    Palomar, Oscar
    Cristal, Adrian
    Unsal, Osman
    Swift, Michael M.
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 48 - 53
  • [26] An abstract modeling approach towards system-level design-space exploration
    van Wijk, FN
    Voeten, JPM
    ten Berg, AJWM
    SYSTEM SPECIFICATION AND DESIGN LANGUAGES: BEST OF FDL '02, 2003, : 267 - 282
  • [27] A framework for System Level Low Power Design Space Exploration
    Ben Mrad, Ameni
    Auguin, Michel
    Verdier, Francois
    Ben Ameur, Amal
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 437 - 441
  • [28] PHOTONIC NOCS: SYSTEM-LEVEL DESIGN EXPLORATION
    Petracca, Michele
    Lee, Benjamin G.
    Bergman, Keren
    Carloni, Luca P.
    IEEE MICRO, 2009, 29 (04) : 74 - 84
  • [29] System-level Reliability Exploration Framework for Heterogeneous MPSoC
    Wang, Zheng
    Chen, Chao
    Chattopadhyay, Anupam
    Sharma, Piyush
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 9 - 14
  • [30] Efficient Search-Space Encoding for System-Level Design Space Exploration of Embedded Systems
    Richthammer, Valentina
    Glass, Michael
    2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), 2019, : 273 - 280