ANALYSIS OF PROCESSOR-MEMORY INTERCONNECTION NETWORKS.

被引：0
|
作者：
Bhuyan, Laxmi N. [1 ]
机构：
[1] Univ of Southwestern Louisiana, Dep, of Electrical & Computer, Engineering, Lafayette, LA, USA, Univ of Southwestern Louisiana, Dep of Electrical & Computer Engineering, Lafayette, LA, USA
来源：
IEEE Transactions on Computers | 1985年 / C-34卷 / 03期
关键词：
DATA STORAGE; DIGITAL;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An interference analysis of the interconnection networks (IN's) for tightly coupled multiprocessor is presented in this correspondence. The interconnections considered are crossbars and delta networks. Two situations are examined: when a memory module is equally likely to be addressed by a processor and when a processor has a favorite memory. It is shown that for a higher rate of favorite requests, the delta networks perform close to a crossbar.
引用
收藏
页码：279 / 283
相关论文
共 50 条
  • [41] A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy
    Loi, Gian Luca
    Agrawal, Banit
    Srivastava, Navin
    Lin, Sheng-Chih
    Sherwood, Timothy
    Banerjee, Kaustav
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 991 - +
  • [42] Remote Data Processing Systems with Processor Networks.
    Boell, Hans Peter
    Ebert, Georg
    NTZ. Nachrichtentechnische Zeitschrift, 1980, 33 (04): : 222 - 228
  • [43] Bridging the processor-memory performance gap with 3D IC technology
    Liu, CC
    Ganusov, I
    Burtscher, M
    Tiwari, S
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 556 - 564
  • [44] HETEROGENEOUS INTERCONNECTION OF COMPUTERS IN TRANSDATA AND FNA OR SNA NETWORKS.
    Leitner, Walter
    Telcom Report (English Edition), 1984, 7 (05): : 216 - 221
  • [45] NEW DESIGNS FOR DENSE PROCESSOR INTERCONNECTION NETWORKS
    DOTY, KW
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (05) : 447 - 450
  • [46] RELIABILITY AND FAULT-TOLERANCE IN MULTISTAGE INTERCONNECTION NETWORKS.
    Raghavendra, C.S.
    Varma, Anujan
    Sadhana - Academy Proceedings in Engineering Sciences, 1987, 11 (1-2) : 111 - 128
  • [47] A COMBINATORIAL PROBLEM CONCERNING PROCESSOR INTERCONNECTION NETWORKS
    ODONNELL, MJ
    SMITH, CH
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (02) : 163 - 164
  • [48] AUGMENTED SHUFFLE-EXCHANGE MULTISTAGE INTERCONNECTION NETWORKS.
    Kumar, Vijay P.
    Reddy, Sudhakar M.
    1600, (20):
  • [49] REGULAR FAULT-TOLERANT ARCHITECTURE FOR INTERCONNECTION NETWORKS.
    Hawkes, Lois Wright
    IEEE Transactions on Computers, 1985, C-34 (07) : 677 - 680
  • [50] 3D technology with application to high bandwidth and processor-memory modules
    1600, IMAPS-International Microelectronics and Packaging Society (40):
12345