ANALYSIS OF PROCESSOR-MEMORY INTERCONNECTION NETWORKS.

被引：0
|
作者：
Bhuyan, Laxmi N. [1 ]
机构：
[1] Univ of Southwestern Louisiana, Dep, of Electrical & Computer, Engineering, Lafayette, LA, USA, Univ of Southwestern Louisiana, Dep of Electrical & Computer Engineering, Lafayette, LA, USA
来源：
IEEE Transactions on Computers | 1985年 / C-34卷 / 03期
关键词：
DATA STORAGE; DIGITAL;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An interference analysis of the interconnection networks (IN's) for tightly coupled multiprocessor is presented in this correspondence. The interconnections considered are crossbars and delta networks. Two situations are examined: when a memory module is equally likely to be addressed by a processor and when a processor has a favorite memory. It is shown that for a higher rate of favorite requests, the delta networks perform close to a crossbar.
引用
收藏
页码：279 / 283
相关论文
共 50 条
  • [31] Distributed control: Interconnection of heterogeneous networks.
    Benamara, R
    Moreno, C
    INTELLIGENT COMPONENTS AND INSTRUMENTS FOR CONTROL APPLICATIONS 1997 (SICICA'97), 1997, : 579 - 584
  • [32] DIGITAL INTERCONNECTION OF DISSIMILAR DIGITAL NETWORKS.
    Dinn, N.F.
    Weygand, Allen G.
    Garvey, Donald M.
    IEEE Communications Magazine, 1986, 24 (04) : 12 - 17
  • [33] MODELLING JITTER IN WIRELESS CHANNEL CREATED BY PROCESSOR-MEMORY ACTIVITY
    Yilmaz, Baki Berkay
    Zajic, Alenka
    Prvulovic, Milos
    2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2018, : 2037 - 2041
  • [34] EVALUATION OF ON-CHIP STATIC INTERCONNECTION NETWORKS.
    Mazumder, Pinaki
    IEEE Transactions on Computers, 1987, C-36 (03) : 365 - 369
  • [35] Designing Processor-Memory Interfaces with Monolithically Integrated Silicon-photonics
    Sun, Chen
    Chen, Yu-Hsin
    Stojanovic, Vladimir
    2013 CONFERENCE ON LASERS AND ELECTRO-OPTICS PACIFIC RIM (CLEO-PR), 2013,
  • [36] Processor-memory co-exploration driven by a memory-aware architecture description language
    Mishra, P
    Grun, P
    Dutt, N
    Nicolau, A
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 70 - 75
  • [37] Predicting the performance of a 3D processor-memory chip stack
    Jacob, P
    Erdogan, O
    Zia, A
    Belemjian, PM
    Kraft, RP
    McDonald, JF
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 540 - 547
  • [38] PROCESSOR NETWORKS AND INTERCONNECTION NETWORKS WITHOUT LONG WIRES
    BEIGEL, R
    KRUSKAL, CP
    SPAA 89: PROCEEDINGS OF THE 1989 ACM SYMPOSIUM ON PARALLEL ALGORITHMS AND ARCHITECTURES, 1989, : 42 - 51
  • [39] Experimental Demonstration of Electromagnetic Information Leakage From Modern Processor-Memory Systems
    Zajic, Alenka
    Prvulovic, Milos
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2014, 56 (04) : 885 - 893
  • [40] A parallelized way to provide data encryption and integrity checking on a processor-memory bus
    Elbaz, Reouven
    Torres, Lionel
    Sassatelli, Gilles
    Guillemin, Pierre
    Bardouillet, Michel
    Martinez, Albert
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 506 - +
12345