Novel flexible systolic mesh architecture for parallel VLSI implementation of finite digital convolution

被引：0
|
作者：
Mohanty, B.K. [1 ]
Meher, P.K. [2 ]
机构：
[1] Department of Physics, SKCG College, Paralakhemundi 761 200, India
[2] Dept. of Comp. Sci. and Application, Utkal University, Bhubaneswar 751 004, India
来源：
IETE Journal of Research | / 44卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：261 / 266
相关论文
共 50 条
  • [41] Fast number-theory transformations in direct sums of finite fields and their use for constructing parallel VLSI architecture of digital filter
    Bovbel', Ye.I.
    Kukharchik, P.D.
    Rubanov, N.S.
    Journal of Communications Technology and Electronics, 1993, 38 (05)
  • [42] A novel architecture design for VLSI implementation of integer DCT in HEVC standard
    Hassen Loukil
    Nouri Masmoudi
    Multimedia Tools and Applications, 2020, 79 : 23977 - 23993
  • [43] A novel architecture design for VLSI implementation of integer DCT in HEVC standard
    Loukil, Hassen
    Masmoudi, Nouri
    MULTIMEDIA TOOLS AND APPLICATIONS, 2020, 79 (33-34) : 23977 - 23993
  • [44] VLSI implementation of a novel sensor architecture for Industrial Wireless Sensor Networks
    Keshavamurthy, Bharath
    Narasimha, Abhay
    Ahmad, Asif A. S.
    Poornima, G.
    2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 253 - 258
  • [45] A novel VLSI architecture for the full search block matching algorithm using systolic array
    Pan, SB
    Chae, SS
    Park, RH
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 750 - 753
  • [46] A Flexible and Modular Architecture for Edge Digital Twin: Implementation and Evaluation
    Picone, Marco
    Mamei, Marco
    Zambonelli, Franco
    ACM TRANSACTIONS ON INTERNET OF THINGS, 2023, 4 (01):
  • [47] PARALLEL SHAPE-RECOGNITION AND ITS IMPLEMENTATION ON A FIXED-SIZE VLSI ARCHITECTURE
    CHENG, HD
    CHENG, X
    INFORMATION SCIENCES-APPLICATIONS, 1994, 2 (01): : 35 - 59
  • [48] A NOVEL MODULAR ARCHITECTURE FOR VLSI DIGITAL SIGNAL-PROCESSING CHIP
    SHARRIF, ZAM
    OTHMAN, M
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 547 - 552
  • [49] VLSI IMPLEMENTATION OF AN EFFICIENT ASIC ARCHITECTURE FOR REAL-TIME ROTATION OF DIGITAL IMAGES
    GHOSH, I
    MAJUMDAR, B
    INTERNATIONAL JOURNAL OF PATTERN RECOGNITION AND ARTIFICIAL INTELLIGENCE, 1995, 9 (02) : 449 - 462
  • [50] Implementation of VLSI on Signal Processing-Based Digital Architecture Using AES Algorithm
    Marimuthu, Mohanapriya
    Rajendran, Santhosh
    Radhakrishnan, Reshma
    Rengarajan, Kalpana
    Khurram, Shahzada
    Ahmad, Shafiq
    Sayed, Abdelaty Edrees
    Shafiq, Muhammad
    CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 4729 - 4745
12345