Universal high performance arithmetic encoder

被引：0
|
作者：
Yan, Yusong
Shi, Qingyun
机构：
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 1999年 / 36卷 / 12期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1477 / 1483
相关论文
共 50 条
  • [41] High performance IDCT realization using complex arithmetic
    Wong, KL
    Topham, N
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 313 - 316
  • [42] A high-performance architecture for EBCOT in the JPEG 2000 encoder
    Pastuszak, G
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 693 - 698
  • [43] A HIGH-PERFORMANCE ARCHITECTURE OF JPEG2000 ENCODER
    Modrzyk, Damian
    Staworko, Michal
    19TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2011), 2011, : 569 - 573
  • [44] A high performance MQ encoder architecture in JPEG2000
    Liu, Kai
    Zhou, Yu
    Li, Yun Song
    Ma, Jian Feng
    INTEGRATION-THE VLSI JOURNAL, 2010, 43 (03) : 305 - 317
  • [45] A Flexible and High-Performance Hardware Video Encoder Architecture
    Wei, Kaijin
    Zhang, Shanghang
    Jia, Huizhu
    Xie, Don
    Gao, Wen
    2012 PICTURE CODING SYMPOSIUM (PCS), 2012, : 373 - 376
  • [46] Novel VLSI Architecture of Arithmetic Encoder with Reduced Memory in SPIHT
    Liu, Kai
    Li, YunSong
    Belyaev, Eugeniy
    SATELLITE DATA COMPRESSION, COMMUNICATIONS, AND PROCESSING VI, 2010, 7810
  • [47] Improve encoder performance
    BEI Sensors & Systems Co, Goleta, United States
    Power Transm Des, 9 (43-46):
  • [48] A UNIVERSAL HIGH-PERFORMANCE DIGITAL PERFORMANCE TELEVISION CONTROLLER
    WEI, TS
    WALKER, AB
    PACEY, GK
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1990, 36 (03) : 678 - 683
  • [49] A high-performance universal sensor interface
    Li, XJ
    Meijer, GCM
    de Boer, R
    van der Lee, M
    SICON/01: ISA/IEEE SENSORS FOR INDUSTRY CONFERENCE, PROCEEDINGS, 2001, : 19 - 22
  • [50] High speed 4-symbol arithmetic encoder architecture for embedded zero tree-based compression
    Osorio, RR
    Vanhoof, B
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (03): : 267 - 275
12345