Universal high performance arithmetic encoder

被引：0
|
作者：
Yan, Yusong
Shi, Qingyun
机构：
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 1999年 / 36卷 / 12期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1477 / 1483
相关论文
共 50 条
  • [21] Distributed high performance large integer arithmetic
    Lundberg, L
    2002 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS OF THE WORKSHOPS, 2002, : 262 - 269
  • [22] High Performance CMOS Analog Arithmetic Circuits
    Jing Xu
    Ray Siferd
    Robert L. Ewing
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 22 : 103 - 111
  • [23] High performance arithmetic coding for small alphabets
    Xue, Xiaohui
    Gao, Wen
    Jisuanji Xuebao/Chinese Journal of Computers, 20 (11): : 974 - 981
  • [24] A Fast JPEG2000 Encoder That Preserves Coding Efficiency: The Split Arithmetic Encoder
    Varma, Krishnaraj
    Damecharla, Hima B.
    Bell, Amy E.
    Carletta, Joan E.
    Back, Godmar V.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (11) : 3711 - 3722
  • [25] High performance CMOS analog arithmetic circuits
    Xu, J
    Siferd, R
    Ewing, RL
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 20 (03) : 193 - 201
  • [26] High performance CMOS analog arithmetic circuits
    Xu, J
    Siferd, R
    Ewing, RL
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (02): : 103 - 111
  • [27] High Performance CMOS Analog Arithmetic Circuits
    Jing Xu
    Ray Siferd
    Robert L. Ewing
    Analog Integrated Circuits and Signal Processing, 1999, 20 : 193 - 201
  • [28] High-Throughput Binary Arithmetic Encoder Architecture for CABAC in H.265/HEVC
    Chen, Cheng
    Liu, Kaili
    Chen, Song
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1416 - 1418
  • [29] A VLSI high-performance encoder with priority lookahead
    Delgado-Frias, JG
    Nyathi, J
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 59 - 64
  • [30] VLSI Architecture for High Performance Wallace Tree Encoder
    Mathana, J. M.
    Dhanagopal, R.
    Menaka, R.
    2020 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2020, : 1039 - 1042
12345