Integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems

被引：0
|
作者：
Christiansen, J. [1 ]
机构：
[1] CERN, Geneva, Switzerland
来源：
IEEE Transactions on Nuclear Science | 1995年 / 42卷 / 4 pt 1期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：753 / 757
相关论文
共 50 条
  • [41] Integrated CMOS DC-DC Converter with Digital Maximum Power Point Tracking for a Portable Thermophotovoltaic Power Generator
    Pilawa-Podgurski, Robert C. N.
    Li, Wei
    Celanovic, Ivan
    Perreault, David J.
    2011 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2011, : 197 - 204
  • [42] A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization-Free SoC Applications
    De Caro, Davide
    Di Meo, Gennaro
    Napoli, Ettore
    Petra, Nicola
    Strollo, Antonio Giuseppe Maria
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3839 - 3852
  • [43] Clock multiplier using digital CMOS standard cells for high-speed digital communication systems (vol 35, pg 2073, 1999)
    Lee, Y
    Choi, SS
    Kim, SG
    Lee, JA
    Kim, K
    ELECTRONICS LETTERS, 2000, 36 (03) : 284 - 284
  • [44] 5-Gb/s 0.18-μm CMOS 2:1 multiplexer with integrated clock extraction
    张长春
    王志功
    施思
    苗澎
    田玲
    半导体学报, 2009, 30 (09) : 96 - 101
  • [45] A 42.7Gb/s Optical Receiver With Digital Clock and Data Recovery in 28nm CMOS
    Kang, Hyungryul
    Kim, Inhyun
    Liu, Ruida
    Kumar, Ankur
    Yi, Il-Min
    Yuan, Yuan
    Huang, Zhihong
    Palermo, Samuel
    IEEE ACCESS, 2024, 12 : 109900 - 109911
  • [46] A 500MHz MP/DLL clock generator for a 5Gb/s backplane transceiver in 0.25μm CMOS
    Wei, GY
    Stonick, JT
    Weinlader, D
    Sonntag, J
    Searles, S
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 464 - 465
  • [47] A 1.95GHz Fully Integrated Envelope Elimination and Restoration CMOS Power Amplifier with Envelope/Phase Generator and Timing Aligner for WCDMA and LTE
    Oishi, Kazuaki
    Yoshida, Eiji
    Sakai, Yasufumi
    Takauchi, Hideki
    Kawano, Yoichi
    Shirai, Noriaki
    Kano, Hideki
    Kudo, Masahiro
    Murakami, Tomotoshi
    Tamura, Tetsuro
    Kawai, Shigeaki
    Yamaura, Shinji
    Suto, Kazuo
    Yamazaki, Hiroshi
    Mori, Toshihiko
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 60 - +
  • [48] A 2.3 mW Multi-Frequency Clock Generator with-137 dBc/Hz Phase Noise VCO in 180 nm Digital CMOS Technology
    Sahani, Jagdeep Kaur
    Singh, Anil
    Agarwal, Alpana
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (08)
  • [49] 5-Gb/s 0.18-mu m CMOS 2 : 1 multiplexer with integrated clock extraction
    Zhang Changchun
    Wang Zhigong
    Shi Si
    Miao Peng
    Tian Ling
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (09)
  • [50] 0.18 μm CMOS integrated limiting amplifier and clock and data recovery circuits for 10 Gb/s optical receiver
    Liu, Xin-Fang
    Feng, Jun
    Jin, Jie
    Wang, Jun-Feng
    Lu, Jing-Yu
    Yuan, Sheng
    Dianzi Qijian/Journal of Electron Devices, 2004, 27 (04):
12345