Integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems

被引：0
|
作者：
Christiansen, J. [1 ]
机构：
[1] CERN, Geneva, Switzerland
来源：
IEEE Transactions on Nuclear Science | 1995年 / 42卷 / 4 pt 1期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：753 / 757
相关论文
共 50 条
  • [31] An all-digital phase-frequency tunable clock generator for wireless OFDM communications systems
    Yu, Jui-Yuan
    Chen, Juinn-Ting
    Yang, Mei-Hui
    Chung, Ching-Che
    Lee, Chen-Yi
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 305 - 308
  • [32] 0.7 μm CMOS clock recovery circuit for 622 Mb/s SDH systems
    Campus Universitario, Aveiro, Portugal
    Proc IEEE Int Conf Electron Circuits Syst, (411-414):
  • [33] Integrated CMOS Energy Harvesting Converter With Digital Maximum Power Point Tracking for a Portable Thermophotovoltaic Power Generator
    Pilawa-Podgurski, Robert C. N.
    Li, Wei
    Celanovic, Ivan
    Perreault, David J.
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2015, 3 (04) : 1021 - 1035
  • [34] Digital SiPM channel integrated in CMOS 65 nm with 17.5 ps FWHM single photon timing resolution
    Nolet, Frederic
    Dubois, Frederik
    Roy, Nicolas
    Parent, Samuel
    Lemaire, William
    Massie-Godon, Alexandre
    Charlebois, Serge A.
    Fontaine, Rejean
    Pratte, Jean-Francois
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2018, 912 : 29 - 32
  • [35] An 8.8-GS/s 6-bit CMOS time-interleaved flash analog-to-digital converter with multi-phase clock generator
    Jang, Young-Chan
    Bae, Jun-Hyun
    Park, Sang-Hune
    Sim, Jae-Yoon
    Park, Hong-June
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (06): : 1156 - 1164
  • [36] 160-Gbit/s Packet Clock Distribution with Instantaneous Synchronization and Low Timing Jitter
    Gomez-Agis, Fausto
    Calabretta, Nicola
    Albores-Mejia, Aaron
    Raz, Oded
    Dorren, Harm J. S.
    2010 36TH EUROPEAN CONFERENCE AND EXHIBITION ON OPTICAL COMMUNICATION (ECOC), VOLS 1 AND 2, 2010,
  • [37] Design of a 10-Gb/s 0.18 μm CMOS multiplexer with the integrated clock generation circuit
    Institute of RF- and OE-ICs of Southeast University, Nanjing 210096, China
    不详
    Gaojishu Tongxin, 5 (523-530):
  • [38] A counter-based all-digital spread-spectrum clock generator with high EMI reduction in 65 nm CMOS
    Chung, Ching-Che
    Sheng, Duo
    Ho, Wei-Da
    IEICE ELECTRONICS EXPRESS, 2013, 10 (06):
  • [39] CMOS implementation of nonlinear spectral-line timing recovery in digital data-communication systems
    Moon, UK
    Huang, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (02): : 298 - 308
  • [40] A Fast-Lock All-Digital Clock Generator for Energy Efficient Chiplet-Based Systems
    Jin, Junghoon
    Kim, Seungjun
    Kim, Jongsun
    IEEE ACCESS, 2022, 10 : 124217 - 124226
12345