REDUCTION OF DYNAMIC RAM POWER DISSIPATION BY A MULTIDIVIDED DATA-LINE STRUCTURE.

被引：0
|
作者：
Kimura, Katsutaka [1 ]
Hori, Ryoichi [1 ]
Etoh, Jun [1 ]
Kawajiri, Yoshiki [1 ]
Itoh, Kiyoo [1 ]
机构：
[1] Hitachi Ltd, Kokubunji, Jpn, Hitachi Ltd, Kokubunji, Jpn
来源：
Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi) | 1986年 / 69卷 / 08期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
16
引用
收藏
页码：40 / 51
相关论文
共 38 条
  • [1] A BLOCK-ORIENTED RAM WITH HALF-SIZED DRAM CELL AND QUASI-FOLDED DATA-LINE ARCHITECTURE
    KIMURA, K
    SAKATA, T
    ITOH, K
    KAGA, T
    NISHIDA, T
    KAWAMOTO, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1511 - 1518
  • [2] Design and Performance Evaluation of a Low-power Data-line SRAM Sense Amplifier
    Fu, Haitao
    Yeo, Kiat-Seng
    Do, Anh-Tuan
    Kong, Zhi-Hui
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 437 - +
  • [3] A block-oriented RAM with half-sized DRAM cell and quasi-folded data-line architecture
    Kimura, Katsutaka, 1600, (26):
  • [4] A contribution to the reduction of the dynamic power dissipation in the turbo decoder
    Haisheng Liu
    Christophe Jego
    Emmanuel Boutillon
    Michel Jezequel
    Jean-Philippe Diguet
    annals of telecommunications - annales des télécommunications, 2012, 67 : 397 - 406
  • [5] A contribution to the reduction of the dynamic power dissipation in the turbo decoder
    Liu, Haisheng
    Jego, Christophe
    Boutillon, Emmanuel
    Jezequel, Michel
    Diguet, Jean-Philippe
    ANNALS OF TELECOMMUNICATIONS, 2012, 67 (7-8) : 397 - 406
  • [6] BIT LINE STRUCTURE OF 64 K DYNAMIC RAM.
    Ozaki, Hideyuki
    Shimotori, Kazuhiro
    Fujishima, Kazuyasu
    Nakano, Takao
    Electronics & communications in Japan, 1981, 64 (11): : 112 - 120
  • [7] A 60-NS 16-MBIT CMOS DRAM WITH A TRANSPOSED DATA-LINE STRUCTURE
    AOKI, M
    NAKAGOME, Y
    HORIGUCHI, M
    TANAKA, H
    IKENAGA, S
    ETOH, J
    KAWAMOTO, Y
    KIMURA, S
    TAKEDA, E
    SUNAMI, H
    ITOH, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (05) : 1113 - 1119
  • [8] MODAL THREE - DIMENSIONAL DYNAMIC ANALYSIS OF A HYDROELECTRIC POWER HOUSE STRUCTURE.
    Ifrim, Mihail
    Ieremia, Mircea
    Tarhon, Constantin
    Buletinul Stiintific - Institutul de Constructii, Bucuresti, 1987, 30 (01): : 39 - 47
  • [9] Reduction of power dissipation in dynamic BiCMOS logic gates by transistor reordering
    Hasan, SMR
    Wahab, Y
    VLSI DESIGN, 2002, 15 (02) : 547 - 553
  • [10] Dynamic analysis of complex interaction between power production turbomachinery and its supporting structure.
    Picasso, B.
    Palomba, S.
    Proceedings of ISMA 2004: International Conference on Noise and Vibration Engineering, Vols 1-8, 2005, : 1737 - 1746
1234