REDUCTION OF DYNAMIC RAM POWER DISSIPATION BY A MULTIDIVIDED DATA-LINE STRUCTURE.

被引:0
|
作者
Kimura, Katsutaka [1 ]
Hori, Ryoichi [1 ]
Etoh, Jun [1 ]
Kawajiri, Yoshiki [1 ]
Itoh, Kiyoo [1 ]
机构
[1] Hitachi Ltd, Kokubunji, Jpn, Hitachi Ltd, Kokubunji, Jpn
关键词
D O I
暂无
中图分类号
学科分类号
摘要
16
引用
收藏
页码:40 / 51
相关论文
共 38 条
  • [31] Review of Data-Driven Techniques for On-Line Static and Dynamic Security Assessment of Modern Power Systems
    De Caro, Fabrizio
    Collin, Adam John
    Giannuzzi, Giorgio Maria
    Pisani, Cosimo
    Vaccaro, Alfredo
    IEEE ACCESS, 2023, 11 : 130644 - 130673
  • [32] Transmission Line Overload Risk Assessment Considering Dynamic Line Rating Mechanism in a High-Wind-Penetrated Power System: A Data-Driven Approach
    Ding, Zhaohao
    Yu, Kaiyuan
    Wang, Cheng
    Lee, Wei-Jen
    IEEE TRANSACTIONS ON SUSTAINABLE ENERGY, 2022, 13 (02) : 1112 - 1122
  • [33] A Novel Autonomous Landing Method for Flying-Walking Power Line Inspection Robots Based on Prior Structure Data
    Zeng, Yujie
    Qin, Xinyan
    Li, Bo
    Lei, Jin
    Zhang, Jie
    Wang, Yanqi
    Feng, Tianming
    APPLIED SCIENCES-BASEL, 2023, 13 (17):
  • [34] Real-time dynamic spectrum management in OFDM-based high-data rate narrowband power line communications
    Zhang, T. (guojb@mail.tsinghua.edu.cn), 1600, Chinese Society for Electrical Engineering (34):
  • [35] Evolution Feature Oriented Model Driven Product Line Engineering Approach for Synergistic and Dynamic Service Evolution in Clouds: Pattern Data Structure
    Wang, Zhe
    2013 SEVENTH INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS (CISIS), 2013, : 471 - 474
  • [36] On-line Power Optimization of Data Flow Multi-Core Architecture Based on Vdd-Hopping for Local Dynamic Voltage and Frequency Scaling
    Vivet, Pascal
    Beigne, Edith
    Lebreton, Hugo
    Zergainoh, Nacer-Eddine
    JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (02) : 265 - 273
  • [37] A 17nA, 47.2dB Dynamic Range, Adaptive Sampling Controller for Online Data Rate Reduction in Low Power ECG Systems
    Pamula, V. Rajesh
    Verhelst, Marian
    Van Hoof, Chris
    Yazicioglu, Refet Firat
    PROCEEDINGS OF 2016 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2016, : 272 - 275
  • [38] Implementation of a low power 16-bit radix-4 pipelined SRT divider using a modified Split-Path Data Driven Dynamic Logic (SPD3L) structure
    Pourashraf, Shirin
    Sayedi, Sayed Masoud
    MICROELECTRONICS JOURNAL, 2013, 44 (12) : 1165 - 1174