3-Dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform

被引：0
|
作者：
SKCG Coll, Orissa, India [1 ]
机构：
来源：
IEE Proc Circuits Devices Syst | / 5卷 / 255-258期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
19
引用
收藏
相关论文
共 50 条
  • [31] SIMPLE SYSTOLIC ARRAYS FOR DISCRETE COSINE TRANSFORM
    LEE, MH
    PARK, JO
    YASUDA, Y
    MULTIDIMENSIONAL SYSTEMS AND SIGNAL PROCESSING, 1990, 1 (04) : 389 - 398
  • [32] A Novel VLSI Architecture for Digital Image Compression Using Discrete Cosine Transform and Quantization
    Prakash, Vijaya A. M.
    Gurumurthy, K. S.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (09): : 175 - 182
  • [33] BIT-SERIAL VLSI ARCHITECTURE FOR THE 2-D DISCRETE COSINE TRANSFORM
    TATSAKI, A
    GOUTIS, C
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (10-12): : 829 - 832
  • [34] Merged-cascaded systolic array for VLSI implementation of discrete wavelet transform
    Mohanty, Basant K.
    Meher, Pramod K.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 462 - +
  • [35] A serial-parallel architecture for two-dimensional discrete cosine and inverse discrete cosine transforms
    Lim, H
    Piuri, V
    Swartzlander, EE
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (12) : 1297 - 1309
  • [36] 3-DIMENSIONAL VLSI ARCHITECTURE FOR IMAGE UNDERSTANDING
    NUDD, GR
    ETCHELLS, RD
    GRINBERG, J
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1985, 2 (01) : 1 - 29
  • [37] A new design approach to VLSI parallel implementation of discrete Hartley transform
    Chiper, DF
    Munteanu, V
    ISIE'96 - PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1 AND 2, 1996, : 207 - 212
  • [38] Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform
    Yu, C
    Hsieh, CA
    Chen, SJ
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 237 - 240
  • [39] AN APPROACH TO THE IMPLEMENTATION OF A DISCRETE COSINE TRANSFORM
    BERTOCCI, G
    SCHOENHERR, BW
    MESSERSCHMITT, DG
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1982, 30 (04) : 635 - 641
  • [40] A VLSI architecture for discrete wavelet transform
    Chen, XY
    Zhou, T
    Zhang, QL
    Li, W
    Min, H
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1003 - 1006
12345