3-Dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform

被引：0
|
作者：
SKCG Coll, Orissa, India [1 ]
机构：
来源：
IEE Proc Circuits Devices Syst | / 5卷 / 255-258期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
19
引用
收藏
相关论文
共 50 条
  • [21] Parallel VLSI Architecture for Approximate Computation of Discrete Hadamard Transform
    Mohanty, Basant Kumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2020, 30 (12) : 4944 - 4952
  • [22] 2-DIMENSIONAL DISCRETE COSINE TRANSFORM WITH LINEAR SYSTOLIC ARRAYS
    TOTZEK, U
    MATTHIESEN, F
    SYSTOLIC ARRAY PROCESSORS, 1989, : 388 - 397
  • [23] A Structured Fast Algorithm for the VLSI Pipeline Implementation of Inverse Discrete Cosine Transform
    Chiper, Doru Florin
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (11) : 5351 - 5366
  • [24] A MODIFIED DISCRETE FOURIER-COSINE TRANSFORM ALGORITHM AND ITS VLSI IMPLEMENTATION
    TZIONAS, P
    TSALIDES, P
    THANAILAKIS, A
    MICROPROCESSORS AND MICROSYSTEMS, 1994, 18 (06) : 343 - 350
  • [25] A Structured Fast Algorithm for the VLSI Pipeline Implementation of Inverse Discrete Cosine Transform
    Doru Florin Chiper
    Circuits, Systems, and Signal Processing, 2021, 40 : 5351 - 5366
  • [26] Architecture research and VLSI implementation for discrete wavelet packet transform
    Xu Mei-hua
    Chen Zhang-jin
    Cheng Yu-lan
    2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 274 - +
  • [27] Discrete cosine transform generator for VLSI synthesis
    Hunter, J
    McCanny, JV
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 2997 - 3000
  • [28] 3-DIMENSIONAL SYSTOLIC ARCHITECTURE FOR BEAMFORMING
    MARWOOD, W
    CLARKE, AP
    ELECTRONICS LETTERS, 1985, 21 (05) : 212 - 213
  • [29] Implementation of Efficient Parallel Discrete Cosine Transform Using Stochastic Logic
    YanLi
    Hu, Jianhao
    Chen, Jie
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 706 - 709
  • [30] Area Efficient Fully Parallel Distributed Arithmetic Architecture for One-Dimensional Discrete Cosine Transform
    Elias, Teena Susan
    Dhanusha, P. B.
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 294 - 299
12345