共 50 条
- [1] 3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (05): : 255 - 258
- [2] A CONCURRENT ARCHITECTURE FOR VLSI IMPLEMENTATION OF DISCRETE COSINE TRANSFORM IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (08): : 992 - 994
- [3] Concurrent Systolic Architecture for High-Throughput Implementation of 3-Dimensional Discrete Wavelet Transform 2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 162 - +
- [5] VLSI Implementation of Discrete Wavelet Transform using Systolic Array Architecture Advances in Computer and Informatiom Sciences and Engineering, 2008, : 467 - 472
- [8] Realization of Systolic Architecture of Discrete Cosine Transform 2021 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2021,