Low-power and low-voltage CMOS digital design

被引：0
|
作者：
CSEM Cent Suisse d'Electronique et, de Microtechnique SA, Neuchatel, Switzerland [1 ]
机构：
来源：
Microelectron Eng | / 1-4卷 / 179-208期
关键词：
CMOS integrated circuits - Design - Digital circuits - Electronics engineering - Logic circuits - Microprocessor chips;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Low-voltage and low-power digital design has to be performed at several levels such as architecture, logic and basic cell levels, while considering activity, capacitance, frequency and supply voltage reduction. Examples of activity and capacitance reduction will be provided for a low-power digital cell library and for gated clock and asynchronous Finite State Machines. Reduction of supply voltage and operating frequency is considered for complex gate decomposition and parallelized logic circuits such as parallelized memories, synchronous counters and shift registers. Reduction of the number of basic operations to execute a given task is illustrated by the design of an efficient 8-bit pipelined microprocessor.
引用
收藏
相关论文
共 50 条
  • [31] Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design
    Leung, KN
    Mok, PKT
    Ki, WH
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 616 - 619
  • [32] Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design
    Leung, Ka Nang
    Mok, Philip K.T.
    Ki, Wing Hung
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [33] On the design of low-voltage low-power bulk-driven CMOS Current Conveyors
    Khateb, Ahmad
    Biolek, Dalibor
    Novacek, Kamil
    2006 29TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, 2006, : 168 - +
  • [34] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
    Berg, Yngvar
    Mirmotahari, Omid
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
  • [35] Charge-pump assisted low-power/low-voltage CMOS opamp design
    Zhou, J
    Ziazadeh, RM
    Ng, HH
    Ng, HT
    Allstot, DJ
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 108 - 109
  • [36] Simple Design Technique for Realizing Low-Voltage Low-Power CMOS Current Multiplier
    Tangjit, Jetwara
    Satansup, Jetsdaporn
    Tangsrirat, Worapong
    Surakampontorn, Wanlop
    2015 7th International Conference on Information Technology and Electrical Engineering (ICITEE), 2015, : 110 - 113
  • [37] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) : 473 - 484
  • [38] LOW-POWER CMOS DIGITAL DESIGN
    CHANDRAKASAN, AP
    SHENG, S
    BRODERSEN, RW
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (04) : 371 - 382
  • [39] A low-voltage low-power threshold voltage monitor for CMOS process sensing
    de Carvalho Ferreira, Luis Henrique
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 68 (01) : 51 - 57
  • [40] An ultra low-voltage ultra low-power CMOS threshold voltage reference
    Ferreira, Luis H. C.
    Pimenta, Tales C.
    Moreno, Robson L.
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (10): : 2044 - 2050
12345